/external/openssl/crypto/bn/asm/ |
mips3.s | 89 sltu v0,t1,v0 /* All manuals say it "compares 32-bit 96 sltu AT,t1,AT 104 sltu v0,t3,v0 109 sltu AT,t3,AT 118 sltu v0,ta1,v0 123 sltu AT,ta1,AT 131 sltu v0,ta3,v0 136 sltu AT,ta3,AT 155 sltu v0,t1,v0 160 sltu AT,t1,A [all...] |
mips3-mont.pl | 111 sltu AT,$lo1,$lo0 129 sltu AT,$lo0,$hi0 130 sltu s7,$lo1,$hi1 137 sltu AT,$lo1,$lo0 142 sltu s7,$j,$num 151 sltu AT,$lo0,$hi0 155 sltu s7,$lo1,$hi1 158 sltu AT,$lo1,$lo0 164 sltu AT,$hi1,$hi0 184 sltu AT,$lo0,$t [all...] |
/external/v8/src/mips/ |
macro-assembler-mips.cc | 299 void MacroAssembler::Sltu(Register rd, Register rs, const Operand& rt) { 301 sltu(rd, rs, rt.rm()); 309 sltu(rd, rs, at); 468 sltu(scratch, r2, rs); 472 sltu(scratch, rs, r2); 476 sltu(scratch, rs, r2); 480 sltu(scratch, r2, rs); 534 sltu(scratch, r2, rs); 538 sltu(scratch, rs, r2); 542 sltu(scratch, rs, r2) [all...] |
disasm-mips.cc | 522 case SLTU: 523 Format(instr, "sltu 'rd, 'rs, 'rt");
|
assembler-mips.h | 459 void sltu(Register rd, Register rs, Register rt);
|
assembler-mips.cc | 881 void Assembler::sltu(Register rd, Register rs, Register rt) { function in class:v8::internal::Assembler 882 GenInstrRegister(SPECIAL, rs, rt, rd, 0, SLTU);
|
/external/v8/test/cctest/ |
test-assembler-mips.cc | 197 __ sltu(v0, t7, t3);
|