Home | History | Annotate | Download | only in SelectionDAG

Lines Matching defs:FalseBB

1423     if (Cases[0].CC == ISD::SETNE && Cases[0].FalseBB == Cases[1].ThisBB)
1562   addSuccessorWithWeight(SwitchBB, CB.FalseBB);
1574     std::swap(CB.TrueBB, CB.FalseBB);
1587                        DAG.getBasicBlock(CB.FalseBB));
2131   MachineBasicBlock *FalseBB = 0, *TrueBB = 0;
2160     FalseBB = RHSR.first->BB;
2162     FalseBB = CurMF->CreateMachineBasicBlock(LLVMBB);
2163     CurMF->insert(BBI, FalseBB);
2164     WorkList.push_back(CaseRec(FalseBB,CR.LT,C,RHSR));
2173   CaseBlock CB(ISD::SETLT, SV, C, NULL, TrueBB, FalseBB, CR.CaseBB);