Home | History | Annotate | Download | only in SelectionDAG

Lines Matching defs:TrueBB

1421     if (Cases[0].CC == ISD::SETEQ && Cases[0].TrueBB == Cases[1].ThisBB)
1561   addSuccessorWithWeight(SwitchBB, CB.TrueBB);
1573   if (CB.TrueBB == NextBlock) {
1574     std::swap(CB.TrueBB, CB.FalseBB);
1581                                DAG.getBasicBlock(CB.TrueBB));
2131   MachineBasicBlock *FalseBB = 0, *TrueBB = 0;
2143     TrueBB = LHSR.first->BB;
2145     TrueBB = CurMF->CreateMachineBasicBlock(LLVMBB);
2146     CurMF->insert(BBI, TrueBB);
2147     WorkList.push_back(CaseRec(TrueBB, C, CR.GE, LHSR));
2173   CaseBlock CB(ISD::SETLT, SV, C, NULL, TrueBB, FalseBB, CR.CaseBB);