Lines Matching full:vreg
252 // simple loop. The incoming instruction knows the destination vreg to
253 // set, the source vreg to operate over and the shift amount.
352 // destination vreg to set, the condition code register to branch on, the
432 vreg to
433 // set, the source vreg to operate over and the shift amount.
