Home | History | Annotate | Download | only in arm

Lines Matching full:shift_op

168 Operand::Operand(Register rm, ShiftOp shift_op, int shift_imm) {
170   ASSERT(shift_op != ROR || shift_imm != 0);  // use RRX if you mean it
173   shift_op_ = shift_op;
175   if (shift_op == RRX) {
184 Operand::Operand(Register rm, ShiftOp shift_op, Register rs) {
185   ASSERT(shift_op != RRX);
188   shift_op_ = shift_op;
210                        ShiftOp shift_op, int shift_imm, AddrMode am) {
214   shift_op_ = shift_op;