HomeSort by relevance Sort by last modified time
    Searched refs:VirtRegMap (Results 1 - 25 of 27) sorted by null

1 2

  /external/llvm/lib/CodeGen/
VirtRegRewriter.h 16 class VirtRegMap;
22 virtual bool runOnMachineFunction(MachineFunction &MF, VirtRegMap &VRM,
Spiller.h 18 class VirtRegMap;
36 VirtRegMap &vrm);
39 /// of deferring though VirtRegMap.
42 VirtRegMap &vrm);
LiveDebugVariables.h 30 class VirtRegMap;
55 void emitDebugValues(VirtRegMap *VRM);
AllocationOrder.h 23 class VirtRegMap;
40 const VirtRegMap &VRM,
VirtRegMap.cpp 1 //===-- llvm/CodeGen/VirtRegMap.cpp - Virtual Register Map ----------------===//
10 // This file implements the VirtRegMap class.
19 #define DEBUG_TYPE "virtregmap"
20 #include "VirtRegMap.h"
48 // VirtRegMap implementation
51 char VirtRegMap::ID = 0;
53 INITIALIZE_PASS(VirtRegMap, "virtregmap", "Virtual Register Map", false, false)
55 bool VirtRegMap::runOnMachineFunction(MachineFunction &mf) {
92 void VirtRegMap::grow()
    [all...]
RegAllocBase.h 48 class VirtRegMap;
93 VirtRegMap *VRM;
107 void init(VirtRegMap &vrm, LiveIntervals &lis);
122 // The top-level driver. The output is a VirtRegMap that us updated with
LiveRangeEdit.h 31 class VirtRegMap;
129 LiveInterval &createFrom(unsigned OldReg, LiveIntervals&, VirtRegMap&);
133 LiveInterval &create(LiveIntervals &LIS, VirtRegMap &VRM) {
195 LiveIntervals&, VirtRegMap&,
SplitKit.h 37 class VirtRegMap;
52 const VirtRegMap &VRM;
127 SplitAnalysis(const VirtRegMap &vrm, const LiveIntervals &lis,
209 VirtRegMap &VRM;
347 SplitEditor(SplitAnalysis &SA, LiveIntervals&, VirtRegMap&,
Spiller.cpp 13 #include "VirtRegMap.h"
55 VirtRegMap *vrm;
63 SpillerBase(MachineFunctionPass &pass, MachineFunction &mf, VirtRegMap &vrm)
180 VirtRegMap &vrm)
200 VirtRegMap *vrm;
203 VirtRegMap &vrm)
220 if (SS == VirtRegMap::NO_STACK_SLOT)
234 VirtRegMap &vrm) {
VirtRegMap.h 1 //===-- llvm/CodeGen/VirtRegMap.h - Virtual Register Map -*- C++ -*--------===//
40 class VirtRegMap : public MachineFunctionPass {
141 VirtRegMap(const VirtRegMap&); // DO NOT IMPLEMENT
142 void operator=(const VirtRegMap&); // DO NOT IMPLEMENT
146 VirtRegMap() : MachineFunctionPass(ID), Virt2PhysMap(NO_PHYS_REG),
522 inline raw_ostream &operator<<(raw_ostream &OS, const VirtRegMap &VRM) {
VirtRegRewriter.cpp 12 #include "VirtRegMap.h"
93 bool runOnMachineFunction(MachineFunction &MF, VirtRegMap &VRM,
214 if (SlotOrReMat > VirtRegMap::MAX_STACK_SLOT)
216 << SlotOrReMat-VirtRegMap::MAX_STACK_SLOT-1);
424 VirtRegMap &VRM);
442 VirtRegMap &VRM) {
679 VirtRegMap &VRM) {
759 if (SlotOrReMat > VirtRegMap::MAX_STACK_SLOT)
760 DEBUG(dbgs() << "RM#" << SlotOrReMat-VirtRegMap::MAX_STACK_SLOT-1 <<"\n");
    [all...]
AllocationOrder.cpp 19 #include "VirtRegMap.h"
24 // Compare VirtRegMap::getRegAllocPref().
26 const VirtRegMap &VRM,
RenderMachineFunction.h 34 class VirtRegMap;
236 const VirtRegMap *vrm = 0,
250 const VirtRegMap *vrm;
RegisterCoalescer.h 33 class VirtRegMap;
LiveIntervalAnalysis.cpp 20 #include "VirtRegMap.h"
153 VirtRegMap &vrm, unsigned reg) {
    [all...]
Android.mk 97 VirtRegMap.cpp \
LiveDebugVariables.cpp 24 #include "VirtRegMap.h"
228 void rewriteLocations(VirtRegMap &VRM, const TargetRegisterInfo &TRI);
231 void emitDebugValues(VirtRegMap *VRM,
308 void emitDebugValues(VirtRegMap *VRM);
831 UserValue::rewriteLocations(VirtRegMap &VRM, const TargetRegisterInfo &TRI) {
847 } else if (VRM.getStackSlot(VirtReg) != VirtRegMap::NO_STACK_SLOT &&
910 void UserValue::emitDebugValues(VirtRegMap *VRM, LiveIntervals &LIS,
    [all...]
RegAllocBasic.cpp 22 #include "VirtRegMap.h"
171 AU.addRequired<VirtRegMap>();
172 AU.addPreserved<VirtRegMap>();
231 void RegAllocBase::init(VirtRegMap &vrm, LiveIntervals &lis) {
539 RegAllocBase::init(getAnalysis<VirtRegMap>(), getAnalysis<LiveIntervals>());
547 DEBUG(dbgs() << "Post alloc VirtRegMap:\n" << *VRM << "\n");
578 // The pass output is in VirtRegMap. Release all the transient data.
LiveRangeEdit.cpp 16 #include "VirtRegMap.h"
34 VirtRegMap &VRM) {
212 LiveIntervals &LIS, VirtRegMap &VRM,
StackSlotColoring.cpp 15 #include "VirtRegMap.h"
61 VirtRegMap* VRM;
111 AU.addRequired<VirtRegMap>();
112 AU.addPreserved<VirtRegMap>();
156 INITIALIZE_PASS_DEPENDENCY(VirtRegMap)
725 VRM = &getAnalysis<VirtRegMap>();
InlineSpiller.cpp 11 // inserting spills and restores in VirtRegMap.
18 #include "VirtRegMap.h"
56 VirtRegMap &VRM;
110 VirtRegMap &vrm)
163 VirtRegMap &vrm) {
    [all...]
RegAllocPBQP.cpp 36 #include "VirtRegMap.h"
137 VirtRegMap *vrm;
463 au.addRequired<VirtRegMap>();
495 if (stackSlot == VirtRegMap::NO_STACK_SLOT) {
652 vrm = &getAnalysis<VirtRegMap>();
698 DEBUG(dbgs() << "Post alloc VirtRegMap:\n" << *vrm << "\n");
RegAllocLinearScan.cpp 17 #include "VirtRegMap.h"
174 VirtRegMap* vrm_;
218 AU.addRequired<VirtRegMap>();
219 AU.addPreserved<VirtRegMap>();
398 INITIALIZE_PASS_DEPENDENCY(VirtRegMap)
531 vrm_ = &getAnalysis<VirtRegMap>();
    [all...]
RenderMachineFunction.cpp 14 #include "VirtRegMap.h"
583 (vrm->getStackSlot(li->reg) == VirtRegMap::NO_STACK_SLOT)) {
595 (vrm->getStackSlot(li->reg) == VirtRegMap::NO_STACK_SLOT)) {
    [all...]
  /external/llvm/include/llvm/CodeGen/
LiveIntervalAnalysis.h 44 class VirtRegMap;
133 bool conflictsWithPhysReg(const LiveInterval &li, VirtRegMap &vrm,
280 const MachineLoopInfo *loopInfo, VirtRegMap& vrm);
286 unsigned PhysReg, VirtRegMap &vrm);
386 bool tryFoldMemoryOperand(MachineInstr* &MI, VirtRegMap &vrm,
425 void handleSpilledImpDefs(const LiveInterval &li, VirtRegMap &vrm,
432 MachineInstr *MI, unsigned NewVReg, VirtRegMap &vrm);
442 VirtRegMap &vrm, const TargetRegisterClass* rc,
451 VirtRegMap &vrm, const TargetRegisterClass* rc,

Completed in 78 milliseconds

1 2