/external/nist-sip/java/gov/nist/javax/sip/parser/ |
Pipeline.java | 43 public class Pipeline extends InputStream { 59 Pipeline pipeline; field in class:Pipeline.MyTimer 63 protected MyTimer(Pipeline pipeline) { 64 this.pipeline = pipeline; 72 pipeline.close(); 122 public Pipeline(InputStream pipe, int readTimeout, Timer timer) {
|
/external/webkit/Source/WebCore/platform/graphics/gstreamer/ |
GStreamerGWorld.h | 48 GstElement* pipeline() const { return m_pipeline; } function in class:WebCore::GStreamerGWorld
|
GStreamerGWorld.cpp | 52 PassRefPtr<GStreamerGWorld> GStreamerGWorld::createGWorld(GstElement* pipeline) 54 return adoptRef(new GStreamerGWorld(pipeline)); 57 GStreamerGWorld::GStreamerGWorld(GstElement* pipeline) 58 : m_pipeline(pipeline) 115 // Roll new elements to pipeline state.
|
/external/webkit/Source/WebKit/gtk/WebCoreSupport/ |
FullscreenVideoController.cpp | 267 GstElement* pipeline = m_gstreamerGWorld->pipeline(); local 268 g_signal_connect(pipeline, "notify::volume", G_CALLBACK(playerVolumeChangedCallback), this); 269 g_signal_connect(pipeline, "notify::mute", G_CALLBACK(playerMuteChangedCallback), this); 340 GstElement* pipeline = m_mediaElement->platformMedia().media.gstreamerGWorld->pipeline(); local 341 g_signal_handlers_disconnect_by_func(pipeline, reinterpret_cast<void*>(playerVolumeChangedCallback), this); 342 g_signal_handlers_disconnect_by_func(pipeline, reinterpret_cast<void*>(playerMuteChangedCallback), this);
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter4/ |
toy.ml | 28 (* Set up the optimizer pipeline. Start with registering info about how the
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter5/ |
toy.ml | 28 (* Set up the optimizer pipeline. Start with registering info about how the
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter6/ |
toy.ml | 28 (* Set up the optimizer pipeline. Start with registering info about how the
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter7/ |
toy.ml | 29 (* Set up the optimizer pipeline. Start with registering info about how the
|
/external/llvm/test/lib/ |
llvm2cpp.exp | 49 set pipeline llvm-as|llvm-dis 54 fail "$test: $pipeline returned $retval\n$msg"
|
/external/oprofile/events/mips/24K/ |
events | 57 event:0x27 counters:0 um:zero minimum:500 name:DCACHE_MISS_CYCLES : 39-0 Cycles a data cache miss is outstanding, but not necessarily stalling the pipeline 121 event:0x427 counters:1 um:zero minimum:500 name:L2_CACHE_MISS_CYCLES : 39-1 Cycles a L2 miss is outstanding, but not necessarily stalling the pipeline 140 event:0x433 counters:1 um:zero minimum:500 name:FSB_FULL_STALLS : 51-1 FSB full pipeline stall cycles 142 event:0x435 counters:1 um:zero minimum:500 name:LDQ_FULL_STALLS : 53-1 LDQ full pipeline stall cycles 144 event:0x437 counters:1 um:zero minimum:500 name:WBB_FULL_STALLS : 55-1 WBB full pipeline stall cycles
|
/external/oprofile/events/mips/34K/ |
events | 61 event:0x27 counters:0 um:zero minimum:500 name:DCACHE_MISS_CYCLES : 39-0 Cycles a data cache miss is outstanding, but not necessarily stalling the pipeline 132 event:0x427 counters:1 um:zero minimum:500 name:L2_CACHE_MISS_CYCLES : 39-1 Cycles a L2 miss is outstanding, but not necessarily stalling the pipeline 152 event:0x433 counters:1 um:zero minimum:500 name:FSB_FULL_STALLS : 51-1 FSB full pipeline stall cycles 154 event:0x435 counters:1 um:zero minimum:500 name:LDQ_FULL_STALLS : 53-1 LDQ full pipeline stall cycles 156 event:0x437 counters:1 um:zero minimum:500 name:WBB_FULL_STALLS : 55-1 WBB full pipeline stall cycles
|
/ndk/sources/host-tools/sed-4.2.1/doc/ |
sed.x | 19 (a file or input from a pipeline). 24 But it is \*(sd's ability to filter text in a pipeline
|
/external/mksh/src/ |
syn.c | 33 static struct op *pipeline(int); 87 pipeline(int cf) function 112 t = pipeline(0); 115 if ((p = pipeline(CONTIN)) == NULL) 444 t = pipeline(0); 452 t = pipeline(0);
|
/external/oprofile/events/mips/1004K/ |
events | 62 event:0x27 counters:0 um:zero minimum:500 name:DCACHE_MISS_CYCLES : 39-0 Cycles a data cache miss is outstanding, but not necessarily stalling the pipeline 141 event:0x427 counters:1 um:zero minimum:500 name:L2_CACHE_MISS_CYCLES : 39-1 Cycles a L2 miss is outstanding, but not necessarily stalling the pipeline 161 event:0x433 counters:1 um:zero minimum:500 name:FSB_FULL_STALLS : 51-1 FSB full pipeline stall cycles 163 event:0x435 counters:1 um:zero minimum:500 name:LDQ_FULL_STALLS : 53-1 LDQ full pipeline stall cycles 165 event:0x437 counters:1 um:zero minimum:500 name:WBB_FULL_STALLS : 55-1 WBB full pipeline stall cycles
|
/external/llvm/utils/lit/lit/ |
TestRunner.py | 66 assert isinstance(cmd, ShUtil.Pipeline) 288 for pipeline in cmds: 289 if pipeline.commands: 290 # Only valgrind the first command in each pipeline, to avoid 292 cmd = pipeline.commands[0]
|
/external/sonivox/arm-hybrid-22k/lib_src/ |
ARM-E_interpolate_loop_gnu.s | 92 ADD tmp2, phaseIncrement, phaseFrac @ increment pointer here to avoid pipeline stall
|
ARM-E_interpolate_noloop_gnu.s | 84 ADD tmp2, phaseIncrement, phaseFrac @ increment pointer here to avoid pipeline stall
|
/external/sonivox/arm-wt-22k/lib_src/ |
ARM-E_interpolate_loop_gnu.s | 92 ADD tmp2, phaseIncrement, phaseFrac @ increment pointer here to avoid pipeline stall
|
ARM-E_interpolate_noloop_gnu.s | 84 ADD tmp2, phaseIncrement, phaseFrac @ increment pointer here to avoid pipeline stall
|
/external/blktrace/ |
blkparse.c | 290 static int pipeline; variable [all...] |
/system/core/sh/ |
parser.c | 106 STATIC union node *pipeline(void); 225 n1 = pipeline(); 235 n2 = pipeline(); 247 pipeline(void) function 254 TRACE(("pipeline: entered\n")); [all...] |
/external/oprofile/events/i386/nehalem/ |
events | 38 event:0x1E counters:0,1,2,3 um:one minimum:6000 name:INST_QUEUE_WRITE_CYCLES : This event counts the number of cycles during which instructions are written to the instruction queue. Dividing this counter by the number of instructions written to the instruction queue (INST_QUEUE_WRITES) yields the average number of instructions decoded each cycle. If this number is less than four and the pipe stalls, this indicates that the decoder is failing to decode enough instructions per cycle to sustain the 4-wide pipeline. 72 event:0xA7 counters:0,1,2,3 um:one minimum:6000 name:BACLEAR_FORCE_IQ : Counts number of times a BACLEAR was forced by the Instruction Queue. The IQ is also responsible for providing conditional branch prediciton direction based on a static scheme and dynamic data provided by the L2 Branch Prediction Unit. If the conditional branch target is not found in the Target Array and the IQ predicts that the branch is taken, then the IQ will force the Branch Address Calculator to issue a BACLEAR. Each BACLEAR asserted by the BAC generates approximately an 8 cycle bubble in the instruction fetch pipeline. 91 event:0xD4 counters:0,1,2,3 um:one minimum:6000 name:SEG_RENAME_STALLS : Counts the number of stall cycles due to the lack of renaming resources for the ES, DS, FS, and GS segment registers. If a segment is renamed but not retired and a second update to the same segment occurs, a stall occurs in the front-end of the pipeline until the renamed segment retires.
|
unit_masks | 235 0x04 rs_full This event counts the number of cycles when the number of instructions in the pipeline waiting for execution reaches the limit the processor can handle 236 0x08 store This event counts the number of cycles that a resource related stall will occur due to the number of store instructions reaching the limit of the pipeline, (i 317 0x04 rob_read_port Counts the number of cycles when ROB read port stalls occurred, which did not allow new micro-ops to enter the out-of-order pipeline
|
/external/oprofile/events/i386/westmere/ |
unit_masks | 197 0x02 mem_order Execution pipeline restart due to Memory ordering conflicts
|
/external/llvm/bindings/ocaml/llvm/ |
llvm.mli | [all...] |