HomeSort by relevance Sort by last modified time
    Searched full:instruction (Results 276 - 300 of 3642) sorted by null

<<11121314151617181920>>

  /dalvik/vm/mterp/x86-atom/
binopF2addr.S 20 * "instr" line to specify an instruction that performs
36 FFETCH_ADV 1, %edx # %ecx<- next instruction hi; fetch, advance
41 FGETOP_JMP 1, %edx # jump to next instruction; getop, jmp
binopLit16.S 20 * specify an instruction that performs "%ecx = %ecx op %edx"
39 FFETCH_ADV 2, %eax # %eax<- next instruction hi; fetch, advance
43 FGETOP_JMP 2, %eax # jump to next instruction; getop, jmp
binopS2addr.S 20 * "instr" line to specify an instruction that performs
37 FFETCH_ADV 1, %eax # %ecx<- next instruction hi; fetch, advance
42 FGETOP_JMP 1, %eax # jump to next instruction; getop, jmp
binopWide.S 20 * specify an instruction that performs "%xmm0 = %xmm0 op %xmm1"
35 FFETCH_ADV 2, %eax # %eax<- next instruction hi; fetch, advance
40 FGETOP_JMP 2, %eax # jump to next instruction; getop, jmp
unop.S 20 * preinstr variable that together specify an instruction that
38 FFETCH_ADV 1, %eax # %eax<- next instruction hi; fetch, advance
43 FGETOP_JMP 1, %eax # jump to next instruction; getop, jmp
unopWide.S 20 * preinstr variable that together specify an instruction that
38 FFETCH_ADV 1, %eax # %eax<- next instruction hi; fetch, advance
43 FGETOP_JMP 1, %eax # jump to next instruction; getop, jmp
  /external/llvm/utils/TableGen/
DAGISelEmitter.h 1 //===- DAGISelEmitter.h - Generate an instruction selector ------*- C++ -*-===//
10 // This tablegen backend emits a DAG instruction selector.
23 /// and emission of the instruction selector.
EDEmitter.h 1 //===- EDEmitter.h - Generate instruction descriptions for ED ---*- C++ -*-===//
11 // instruction in a format that the semantic disassembler can use to tokenize
28 // run - Output the instruction table.
FastISelEmitter.h 1 //===- FastISelEmitter.h - Generate an instruction selector -----*- C++ -*-===//
10 // This tablegen backend emits a "fast" instruction selector.
25 /// and emission of the instruction selector.
InstrEnumEmitter.h 1 //===- InstrEnumEmitter.h - Generate Instruction Set Enums ------*- C++ -*-===//
11 // instruction.
27 // run - Output the instruction set description, returning true on failure.
  /external/proguard/src/proguard/classfile/instruction/visitor/
InstructionVisitor.java 21 package proguard.classfile.instruction.visitor;
25 import proguard.classfile.instruction.*;
30 * <code>Instruction</code> objects.
  /external/proguard/src/proguard/classfile/visitor/
ExceptionHandlerFilter.java 30 * targets an instruction in the given range of offsets.
44 * @param startOffset the start of the instruction offset range.
45 * @param endOffset the end of the instruction offset range.
ExceptionRangeFilter.java 30 * overlaps with the given instruction range.
44 * @param startOffset the start offset of the instruction range.
45 * @param endOffset the end offset of the instruction range.
  /external/llvm/lib/Target/CBackend/
CBackend.cpp 195 void writeInstComputationInline(Instruction &I);
199 bool writeInstructionCast(const Instruction &I);
243 static bool isInlinableInst(const Instruction &I) {
260 const Instruction &User = cast<Instruction>(*I.use_back());
266 // Only inline instruction it if it's use is in the same BB as the inst.
267 return I.getParent() == cast<Instruction>(I.use_back())->getParent();
284 // isInlineAsm - Check if the instruction is a call to an inline asm chunk.
285 static bool isInlineAsm(const Instruction& I) {
291 // Instruction visitation function
    [all...]
  /external/llvm/lib/VMCore/
Constants.cpp 179 case Instruction::UDiv:
180 case Instruction::SDiv:
181 case Instruction::FDiv:
182 case Instruction::URem:
183 case Instruction::SRem:
184 case Instruction::FRem:
237 if (CE->getOpcode() == Instruction::Sub) {
241 LHS->getOpcode() == Instruction::PtrToInt &&
242 RHS->getOpcode() == Instruction::PtrToInt &&
739 // can't be inline because we don't want to #include Instruction.h int
    [all...]
  /dalvik/vm/mterp/armv5te/
OP_ARRAY_LENGTH.S 15 GOTO_OPCODE(ip) @ jump to next instruction
OP_CONST_WIDE_32.S 12 GOTO_OPCODE(ip) @ jump to next instruction
OP_CONST_WIDE_HIGH16.S 11 GOTO_OPCODE(ip) @ jump to next instruction
OP_GOTO_16.S 19 GOTO_OPCODE(ip) @ jump to next instruction
OP_MONITOR_ENTER.S 16 GOTO_OPCODE(ip) @ jump to next instruction
OP_MOVE_RESULT_WIDE.S 10 GOTO_OPCODE(ip) @ jump to next instruction
OP_MOVE_WIDE_16.S 12 GOTO_OPCODE(ip) @ jump to next instruction
OP_MOVE_WIDE_FROM16.S 12 GOTO_OPCODE(ip) @ jump to next instruction
OP_THROW_VERIFICATION_ERROR_JUMBO.S 3 * Handle a jumbo throw-verification-error instruction. This throws an
  /dalvik/vm/mterp/armv6t2/
OP_ARRAY_LENGTH.S 14 GOTO_OPCODE(ip) @ jump to next instruction

Completed in 261 milliseconds

<<11121314151617181920>>