HomeSort by relevance Sort by last modified time
    Searched refs:misses (Results 26 - 36 of 36) sorted by null

12

  /external/v8/test/mjsunit/
delete.js 161 // when the dictionary probe misses.
  /external/webkit/Source/WebKit/efl/ewk/
ewk_tiled_model.c 238 * ewk_tile_updates_clear() to change @c stats.misses,
379 t->stats.misses++;
396 t->stats.misses++;
464 * This will change the tile statistics, specially zero stat.misses
474 t->stats.misses = 0;
  /frameworks/base/opengl/libagl/
array.cpp 376 misses = 0;
404 uint32_t hits = total - misses;
418 total, hits, misses, (hits*100)/total,
420 float(misses) / prim_count);
456 c->vc.misses++;
    [all...]
  /external/oprofile/events/i386/nehalem/
events 27 event:0x0C counters:0,1,2,3 um:mem_store_retired minimum:6000 name:MEM_STORE_RETIRED : The event counts the number of retired stores that missed the DTLB. The DTLB miss is not counted if the store operation causes a fault. Does not count prefetches. Counts both primary and secondary misses to the TLB
50 event:0x49 counters:0,1,2,3 um:dtlb_misses minimum:6000 name:DTLB_MISSES : Counts the number of misses in the STLB
66 event:0x85 counters:0,1,2,3 um:itlb_misses minimum:6000 name:ITLB_MISSES : Counts the number of ITLB misses in various variants
  /external/collada/src/dae/
daeSIDResolver.cpp 500 int daeSidRefCache::misses() { function in class:daeSidRefCache
  /external/oprofile/events/i386/atom/
events 25 event:0x24 counters:0,1 um:core,prefetch minimum:500 name:L2_LINES_IN : L2 cache misses
  /frameworks/base/include/private/opengles/
gl_context.h 240 uint32_t misses; member in struct:android::gl::vertex_cache_t
  /external/oprofile/events/x86-64/family11h/
unit_masks 183 0x02 Data cache misses by locked instructions
  /external/oprofile/events/x86-64/hammer/
unit_masks 176 0x02 Data cache misses by locked instructions
  /external/v8/src/
date.js 160 // If the cache misses, the local_time_offset may not be initialized.
201 // If the cache misses, the local_time_offset may not be initialized.
  /external/oprofile/events/x86-64/family10/
unit_masks 211 0x02 Data cache misses by locked instructions

Completed in 577 milliseconds

12