Home | History | Annotate | Download | only in analysis

Lines Matching full:bitvector

25     BitVector* workBits);
28 const BitVector* workBits);
65 BitVector* workBits;
183 BitVector* lineBits = vdata->registerLines[curIdx].liveRegs;
283 static inline void GEN(BitVector* workBits, u4 regIndex)
291 static inline void GENW(BitVector* workBits, u4 regIndex)
300 static inline void KILL(BitVector* workBits, u4 regIndex)
308 static inline void KILLW(BitVector* workBits, u4 regIndex)
320 BitVector* workBits)
1013 BitVector* liveRegs = vdata->registerLines[idx].liveRegs;
1058 const BitVector* workBits)