Home | History | Annotate | Download | only in CodeGen

Lines Matching refs:VirtRegMap

20 #include "VirtRegMap.h"
153 VirtRegMap &vrm, unsigned reg) {
1062 MRInfo |= (unsigned)VirtRegMap::isMod;
1066 MRInfo = VirtRegMap::isModRef;
1069 MRInfo |= (unsigned)VirtRegMap::isRef;
1082 VirtRegMap &vrm, MachineInstr *DefMI,
1104 if (DefMI && (MRInfo & VirtRegMap::isMod))
1116 vrm.virtFolded(Reg, MI, fmi, (VirtRegMap::ModRef)MRInfo);
1142 if (ReMat && (MRInfo & VirtRegMap::isMod))
1171 VirtRegMap &vrm) {
1200 VirtRegMap &vrm,
1323 if (ReMatIds[VNI->id] == VirtRegMap::MAX_STACK_SLOT) {
1339 vrm.getStackSlot(NewVReg) == VirtRegMap::NO_STACK_SLOT) {
1342 assert(Slot != VirtRegMap::NO_STACK_SLOT);
1423 VirtRegMap &vrm,
1448 if (Slot != VirtRegMap::MAX_STACK_SLOT || isLoadSS) {
1676 LiveIntervals::handleSpilledImpDefs(const LiveInterval &li, VirtRegMap &vrm,
1742 const MachineLoopInfo *loopInfo, VirtRegMap &vrm) {
1766 ReMatIds.resize(NumValNums, VirtRegMap::MAX_STACK_SLOT);
1768 unsigned Slot = VirtRegMap::MAX_STACK_SLOT;
1786 assert(Slot != VirtRegMap::MAX_STACK_SLOT);
1862 if (vrm.getStackSlot(li.reg) == VirtRegMap::NO_STACK_SLOT)
2101 unsigned PhysReg, VirtRegMap &vrm) {