Home | History | Annotate | Download | only in SelectionDAG

Lines Matching full:rounding

2447         // FIXME need to be more flexible about rounding mode.
2457 // FIXME need to be more flexible about rounding mode.
2802 assert(EVT.bitsLE(VT) && "Not rounding down!");
2804 if (cast<VTSDNode>(N2)->getVT() == VT) return N1; // Not actually rounding.