Lines Matching refs:IsLoad
227 SDNode *SelectVLDSTLane(SDNode *N, bool IsLoad,1813 SDNode *ARMDAGToDAGISel::SelectVLDSTLane(SDNode *N, bool IsLoad,1865 if (IsLoad) {1916 if (!IsLoad)
