Home | History | Annotate | Download | only in Blackfin

Lines Matching full:amount

552 def LINK: F2<(outs), (ins i32imm:$amount),
553 "link $amount;", []>;
685 def i : F1<(outs D:$dst), (ins D:$src, i16imm:$amount),
686 !subst("XX", ops, "$dst XX= $amount;"),
687 [(set D:$dst, (opnode D:$src, (i16 uimm5:$amount)))]>;
688 def r : F1<(outs D:$dst), (ins D:$src, D:$amount),
689 !subst("XX", ops, "$dst XX= $amount;"),
690 [(set D:$dst, (opnode D:$src, D:$amount))]>;
703 def SLLr16: F2<(outs D:$dst), (ins D:$src, D16L:$amount),
704 "$dst = lshift $src by $amount;",
705 [(set D:$dst, (shl D:$src, D16L:$amount))]>;
708 def SLAr16: F2<(outs D:$dst), (ins D:$src, D16L:$amount),
709 "$dst = ashift $src by $amount;",
710 [(set D:$dst, (sra D:$src, (ineg D16L:$amount)))]>;
712 def SRA16i: F1<(outs D16:$dst), (ins D16:$src, i16imm:$amount),
713 "$dst = $src >>> $amount;",
714 [(set D16:$dst, (sra D16:$src, (i16 uimm4:$amount)))]>;
716 def SRL16i: F1<(outs D16:$dst), (ins D16:$src, i16imm:$amount),
717 "$dst = $src >> $amount;",
718 [(set D16:$dst, (srl D16:$src, (i16 uimm4:$amount)))]>;
721 def SLA16r: F1<(outs D16:$dst), (ins D16:$src, D16L:$amount),
722 "$dst = ashift $src BY $amount;",
723 [(set D16:$dst, (srl D16:$src, (ineg D16L:$amount)))]>;
725 def SLL16i: F1<(outs D16:$dst), (ins D16:$src, i16imm:$amount),
726 "$dst = $src << $amount;",
727 [(set D16:$dst, (shl D16:$src, (i16 uimm4:$amount)))]>;
729 def SLL16r: F1<(outs D16:$dst), (ins D16:$src, D16L:$amount),
730 "$dst = lshift $src by $amount;",
731 [(set D16:$dst, (shl D16:$src, D16L:$amount))]>;