Home | History | Annotate | Download | only in Mips

Lines Matching full:i64

99     addRegisterClass(MVT::i64, Mips::CPU64RegsRegisterClass);
126 setOperationAction(ISD::GlobalAddress, MVT::i64, Custom);
142 setOperationAction(ISD::SDIV, MVT::i64, Expand);
143 setOperationAction(ISD::SREM, MVT::i64, Expand);
144 setOperationAction(ISD::UDIV, MVT::i64, Expand);
145 setOperationAction(ISD::UREM, MVT::i64, Expand);
157 setOperationAction(ISD::ROTL, MVT::i64, Expand);
163 setOperationAction(ISD::ROTR, MVT::i64, Expand);
236 return SVT == MVT::i64 || SVT == MVT::i32 || SVT == MVT::i16;
1754 // If this is the first part of an i64 arg,
2264 else if (RegVT == MVT::i64)