Home | History | Annotate | Download | only in X86

Lines Matching refs:Opcode

990 static bool isFrameLoadOpcode(int Opcode) {
991 switch (Opcode) {
1019 static bool isFrameStoreOpcode(int Opcode) {
1020 switch (Opcode) {
2444 static MachineInstr *FuseTwoAddrInst(MachineFunction &MF, unsigned Opcode,
2449 MachineInstr *NewMI = MF.CreateMachineInstr(TII.get(Opcode),
2472 unsigned Opcode, unsigned OpNo,
2475 MachineInstr *NewMI = MF.CreateMachineInstr(TII.get(Opcode),
2495 static MachineInstr *MakeM0Inst(const TargetInstrInfo &TII, unsigned Opcode,
2499 MachineInstrBuilder MIB = BuildMI(MF, MI->getDebugLoc(), TII.get(Opcode));
2557 // Find the Opcode to fuse
2561 unsigned Opcode = I->second.first;
2571 if (Opcode != X86::MOV64rm || RCSize != 8 || Size != 4)
2578 Opcode = X86::MOV32rm;
2584 NewMI = FuseTwoAddrInst(MF, Opcode, MOs, MI, *this);
2586 NewMI = FuseInst(MF, Opcode, i, MOs, MI, *this);
2625 static bool hasPartialRegUpdate(unsigned Opcode) {
2626 switch (Opcode) {
3375 static const unsigned *lookup(unsigned opcode, unsigned domain) {
3377 if (ReplaceableInstrs[i][domain-1] == opcode)