Home | History | Annotate | Download | only in ARM

Lines Matching full:lsl

8 ; A8: add r0, r0, r1, lsl r2
11 ; A9: add r0, r0, r1, lsl r2
34 ; A8: ldr r0, [r0, r2, lsl #2]
35 ; A8: ldr r1, [r1, r2, lsl #2]
37 ; lsl #2 is free
39 ; A9: ldr r0, [r0, r2, lsl #2]
40 ; A9: ldr r1, [r1, r2, lsl #2]
57 ; A8: ldr [[REG:r[0-9]+]], [r0, r1, lsl #2]
58 ; A8: str [[REG]], [r0, r1, lsl #2]
61 ; A9: ldr [[REG:r[0-9]+]], [r0, r1, lsl #2]
62 ; A9: str [[REG]], [r0, r1, lsl #2]