Home | History | Annotate | Download | only in CellSPU

Lines Matching full:i64

16 target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
19 define i64 @sext_i64_i8(i8 %a) nounwind {
20 %1 = sext i8 %a to i64
21 ret i64 %1
24 define i64 @sext_i64_i16(i16 %a) nounwind {
25 %1 = sext i16 %a to i64
26 ret i64 %1
29 define i64 @sext_i64_i32(i32 %a) nounwind {
30 %1 = sext i32 %a to i64
31 ret i64 %1
34 define i64 @zext_i64_i8(i8 %a) nounwind {
35 %1 = zext i8 %a to i64
36 ret i64 %1
39 define i64 @zext_i64_i16(i16 %a) nounwind {
40 %1 = zext i16 %a to i64
41 ret i64 %1
44 define i64 @zext_i64_i32(i32 %a) nounwind {
45 %1 = zext i32 %a to i64
46 ret i64 %1
49 define i64 @add_i64(i64 %a, i64 %b) nounwind {
50 %1 = add i64 %a, %b
51 ret i64 %1
54 define i64 @mul_i64(i64 %a, i64 %b) nounwind {
55 %1 = mul i64 %a, %b
56 ret i64 %1