HomeSort by relevance Sort by last modified time
    Searched defs:Bit (Results 1 - 9 of 9) sorted by null

  /external/llvm/lib/Target/X86/
X86CodeEmitter.cpp 147 /// REX prefix which specifies 1) 64-bit instructions, 2) non-default operand
194 unsigned Bit = 0;
200 REX |= 1 << Bit;
201 Bit++;
215 unsigned Bit = 0;
220 REX |= 1 << Bit;
221 Bit++;
381 /// isDisp8 - Return true if this signed displacement fits in a 8-bit
390 // mechanism as 32-bit mode.
418 // In 64-bit static small code model, we could potentially emit absolute
    [all...]
  /external/llvm/lib/Target/X86/MCTargetDesc/
X86MCCodeEmitter.cpp 142 /// isDisp8 - Return true if this signed displacement fits in a 8-bit
158 /// operand should emit the 0x67 prefix byte in 64-bit mode due to a 32-bit
253 assert(is64BitMode() && "Rip-relative addressing requires 64-bit mode");
290 // If there is no base register and we're in 64-bit mode, we need a SIB
347 ForceDisp8 = true; // Make sure to force 8 bit disp if Base=EBP
395 // 1: Same as REX_R=0 (must be 1 in 32-bit mode)
396 // 0: Same as REX_R=1 (64 bit mode only)
403 // 1: Same as REX.X=0 (must be 1 in 32-bit mode)
404 // 0: Same as REX.X=1 (64-bit mode only
    [all...]
  /frameworks/base/opengl/libs/GLES2_dbg/src/
header.h 61 void Bit(const glesv2debugger::Message_Function function, bool bit) {
63 if (bit)
69 bool Bit(const glesv2debugger::Message_Function function) const {
  /external/llvm/lib/TableGen/
TGLexer.h 45 Bit, Bits, Class, Code, Dag, Def, Defm, Field, In, Int, Let, List,
TGParser.cpp 114 return Error(Loc, "Initializer is not compatible with bit range");
125 unsigned Bit = BitList[i];
126 if (NewBits[Bit])
127 return Error(Loc, "Cannot set bit #" + utostr(Bit) + " of value '" +
129 NewBits[Bit] = BInit->getBit(i);
485 /// ParseRangePiece - Parse a bit/value range.
572 /// ParseOptionalBitList - Parse either a bit list in {}'s or nothing.
587 TokError("expected '}' at end of bit list");
598 /// Type ::= BIT // bit typ
    [all...]
  /external/llvm/include/llvm/Support/
CommandLine.h     [all...]
  /external/llvm/include/llvm/TableGen/
Record.h 133 /// BitRecTy - 'bit' - Represent a single bit
158 std::string getAsString() const { return "bit"; }
527 /// the bit subscript operator on this initializer, return null.
600 /// VarBitInit::resolveReferences. If the bit is able to be resolved, we
604 unsigned Bit) const = 0;
633 /// BitInit - true/false - Represent a concrete initializer for a bit.
672 Init *getBit(unsigned Bit) const {
673 assert(Bit < Bits.size() && "Bit index out of range!")
    [all...]
  /external/v8/src/arm/
constants-arm.h 182 // Instr is merely used by the Assembler to distinguish 32bit integers
183 // representing instructions from usual 32 bit values.
184 // Instruction objects are pointers to 32bit values, and provide methods to
206 BIC = 14 << 21, // Bit Clear.
211 // The bits for bit 7-4 for some type 0 miscellaneous instructions.
258 // Instruction bit masks.
320 // Bit encoding P U W.
332 // Bit encoding P U W .
364 // svc (formerly swi) provides a 24bit immediate value. Use bits 22:0 for
365 // standard SoftwareInterrupCode. Bit 23 is reserved for the stop feature
    [all...]
  /external/v8/src/mips/
constants-mips.h 179 // Instruction bit masks.
534 // Read one particular bit out of the instruction bits.
535 inline int Bit(int nr) const {
539 // Read a bit field out of the instruction bits.
612 // Float Branch true/false instruction bit.

Completed in 345 milliseconds