HomeSort by relevance Sort by last modified time
    Searched defs:DefIdx (Results 1 - 9 of 9) sorted by null

  /external/llvm/lib/CodeGen/SelectionDAG/
ScheduleDAGSDNodes.h 125 unsigned DefIdx;
143 return DefIdx-1;
ScheduleDAGSDNodes.cpp 507 DefIdx = 0;
513 : SchedDAG(SD), Node(SU->getNode()), DefIdx(0), NodeNumDefs(0) {
521 for (;DefIdx < NodeNumDefs; ++DefIdx) {
522 if (!Node->hasAnyUseOfValue(DefIdx))
524 ValueType = Node->getValueType(DefIdx);
525 ++DefIdx;
587 unsigned DefIdx = Use->getOperand(OpIdx).getResNo();
591 int Latency = TII->getOperandLatency(InstrItins, Def, DefIdx, Use, OpIdx);
  /external/llvm/lib/CodeGen/
ScheduleDAGInstrs.cpp 600 int DefIdx = DefMI->findRegisterDefOperandIdx(Reg);
601 if (DefIdx != -1) {
602 const MachineOperand &MO = DefMI->getOperand(DefIdx);
604 DefIdx >= (int)DefMI->getDesc().getNumOperands()) {
611 DefIdx = DefMI->findRegisterDefOperandIdx(Reg, false, true, TRI);
625 int UseCycle = TII->getOperandLatency(InstrItins, DefMI, DefIdx,
634 Latency = InstrItins->getOperandCycle(DefClass, DefIdx);
MachineVerifier.cpp 634 unsigned defIdx;
635 if (MI->isRegTiedToDefOperand(MONum, &defIdx)) {
637 unsigned DefReg = MI->getOperand(defIdx).getReg();
713 SlotIndex DefIdx = LiveInts->getInstructionIndex(MI).getDefIndex();
716 if (const VNInfo *VNI = LI.getVNInfoAt(DefIdx)) {
718 if (VNI->def != DefIdx && !MO->isEarlyClobber()) {
721 << DefIdx << " in " << LI << '\n';
725 *OS << DefIdx << " is not live in " << LI << '\n';
    [all...]
RegAllocFast.cpp 692 unsigned DefIdx = 0;
693 if (!MI->isRegTiedToDefOperand(i, &DefIdx)) continue;
695 << DefIdx << ".\n");
    [all...]
InlineSpiller.cpp     [all...]
MachineInstr.cpp 869 unsigned DefIdx;
870 if (getOperand(OpIdx).isUse() && isRegTiedToDefOperand(OpIdx, &DefIdx))
871 OpIdx = DefIdx;
    [all...]
LiveIntervalAnalysis.cpp 537 int DefIdx = mi->findRegisterDefOperandIdx(interval.reg,false,false,tri_);
538 if (DefIdx != -1) {
539 if (mi->isRegTiedToUseOperand(DefIdx)) {
656 SlotIndex defIdx = getMBBStartIdx(MBB);
657 assert(getInstructionFromIndex(defIdx) == 0 &&
660 interval.getNextValue(defIdx, 0, VNInfoAllocator);
    [all...]
RegisterCoalescer.cpp 659 int DefIdx = DefMI->findRegisterDefOperandIdx(IntA.reg);
660 assert(DefIdx != -1);
662 if (!DefMI->isRegTiedToUseOperand(DefIdx, &UseOpIdx))
768 SlotIndex DefIdx = UseIdx.getDefIndex();
769 VNInfo *DVNI = IntB.getVNInfoAt(DefIdx);
772 DEBUG(dbgs() << "\t\tnoop: " << DefIdx << '\t' << *UseMI);
773 assert(DVNI->def == DefIdx);
    [all...]

Completed in 358 milliseconds