HomeSort by relevance Sort by last modified time
    Searched refs:SubReg (Results 1 - 12 of 12) sorted by null

  /external/llvm/lib/Target/Mips/
MipsExpandPseudo.cpp 92 const unsigned* SubReg =
97 BuildMI(MBB, I, dl, Mtc1Tdd, *SubReg).addReg(LoReg);
98 BuildMI(MBB, I, dl, Mtc1Tdd, *(SubReg + 1)).addReg(HiReg);
108 const unsigned* SubReg = TM.getRegisterInfo()->getSubRegisters(SrcReg);
110 BuildMI(MBB, I, dl, Mfc1Tdd, DstReg).addReg(*(SubReg + N));
  /external/llvm/lib/CodeGen/
LiveVariables.cpp 194 unsigned SubReg = *SubRegs; ++SubRegs) {
195 MachineInstr *Def = PhysRegDef[SubReg];
200 LastDefReg = SubReg;
218 unsigned SubReg = *SubRegs; ++SubRegs)
219 PartDefRegs.insert(SubReg);
249 unsigned SubReg = *SubRegs; ++SubRegs) {
250 if (Processed.count(SubReg))
252 if (PartDefRegs.count(SubReg))
256 LastPartialDef->addOperand(MachineOperand::CreateReg(SubReg,
259 PhysRegDef[SubReg] = LastPartialDef
    [all...]
RegisterScavenging.cpp 41 unsigned SubReg = *SubRegs; ++SubRegs)
42 RegsAvailable.reset(SubReg);
203 unsigned SubReg = *SubRegs; ++SubRegs)
204 if (isUsed(SubReg)) {
MachineRegisterInfo.cpp 249 unsigned SubReg = *SS; ++SS)
250 if (SubReg > unsigned(i))
251 UsedPhysRegs.set(SubReg);
BranchFolding.cpp 136 unsigned SubReg = *SubRegs; ++SubRegs)
137 ImpDefRegs.insert(SubReg);
    [all...]
VirtRegRewriter.cpp 493 DEBUG(dbgs() << " Resurrect subreg " << TRI->getName(*SR) << "\n");
496 "invalid subreg kill flags");
525 // No previous kill for this reg. Check for subreg kills as well.
562 assert(KillOps[*SR] == &MO && "bad subreg kill flags");
703 /// findSuperReg - Find the SubReg's super-register of given register class
704 /// where its SubIdx sub-register is SubReg.
705 static unsigned findSuperReg(const TargetRegisterClass *RC, unsigned SubReg,
710 if (TRI->getSubReg(Reg, SubIdx) == SubReg)
    [all...]
MachineInstr.cpp 183 SubReg = 0;
    [all...]
  /external/llvm/include/llvm/CodeGen/
MachineOperand.h 60 /// SubReg - Subregister number, only valid for MO_Register. A value of 0
61 /// indicates the MO_Register has no subReg.
62 unsigned char SubReg;
228 return (unsigned)SubReg;
295 void setSubReg(unsigned subReg) {
297 SubReg = (unsigned char)subReg;
301 /// subregister Reg:SubReg. Take any existing SubReg index into account,
302 /// using TargetRegisterInfo to compose the subreg indices if necessary
    [all...]
MachineInstrBuilder.h 58 unsigned SubReg = 0) const {
68 SubReg,
  /external/llvm/utils/TableGen/
CodeGenRegisters.cpp 41 CodeGenRegister *SubReg;
44 : SubReg(r), First(a), Second(b) {}
107 // Resolve list of subreg indices into R2.
128 if (Orphans[j].SubReg == R2)
129 Orphans[j].SubReg = 0;
136 if (!O.SubReg)
139 O.SubReg;
  /external/llvm/include/llvm/Target/
TargetInstrInfo.h 106 /// true, then it's expected the pre-extension value is available as a subreg
179 /// DestReg:SubIdx. Any existing subreg index is preserved or composed with
    [all...]
  /external/llvm/lib/CodeGen/SelectionDAG/
InstrEmitter.cpp 332 0/*SubReg*/, IsDebug));
424 /// EmitSubregNode - Generate machine code for subreg nodes.
578 unsigned SubReg = getVR(Node->getOperand(i-1), VRBaseMap);
579 const TargetRegisterClass *TRC = MRI->getRegClass(SubReg);
661 // Handle subreg insert/extract specially
    [all...]

Completed in 220 milliseconds