HomeSort by relevance Sort by last modified time
    Searched refs:r11 (Results 1 - 25 of 256) sorted by null

1 2 3 4 5 6 7 8 91011

  /frameworks/base/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/
armVCM4P10_InterpolateLuma_DiagCopy_unsafe_s.S 21 LDR r11,[r0,#0xc]
25 UQSUB16 r11,r11,r6
29 USAT16 r11,#13,r11
33 AND r11,r12,r11,LSR #5
37 ORR r11,r10,r11,LSL #8
40 STRD r10,r11,[r7],#
    [all...]
armVCM4P10_Average_4x_Align_unsafe_s.S 21 LDR r11,[r0],r1
25 UHSUB8 r4,r11,lr
32 LDR r11,[r0],r1
37 UHSUB8 r4,r11,lr
55 LDR r11,[r0],r1
60 LSR r11,r11,#16
61 ORR r11,r11,r5,LSL #16
63 UHSUB8 r4,r11,l
    [all...]
armVCM4P10_InterpolateLuma_Align_unsafe_s.S 26 LDM r0,{r7,r10,r11}
29 STM r8!,{r7,r10,r11}
33 LDM r0,{r7,r10,r11}
39 ORR r10,r10,r11,LSL #24
40 LSR r11,r11,#8
41 STM r8!,{r7,r10,r11}
45 LDM r0,{r7,r10,r11}
51 ORR r10,r10,r11,LSL #16
52 LSR r11,r11,#1
    [all...]
omxVCM4P10_FilterDeblockingLuma_VerEdge_I_s.S 29 ADD r11,r1,r1
35 VLD1.8 {d7},[r0],r11
36 VLD1.8 {d8},[r10],r11
37 VLD1.8 {d5},[r0],r11
39 VLD1.8 {d10},[r10],r11
40 VLD1.8 {d6},[r0],r11
42 VLD1.8 {d9},[r10],r11
43 VLD1.8 {d4},[r0],r11
44 VLD1.8 {d11},[r10],r11
89 VST1.8 {d7},[r0],r11
    [all...]
  /external/llvm/test/MC/X86/
x86_64-bmi-encoding.s 7 // CHECK: blsmskq %r11, %r10
9 blsmskq %r11, %r10
23 // CHECK: blsiq %r11, %r10
25 blsiq %r11, %r10
39 // CHECK: blsrq %r11, %r10
41 blsrq %r11, %r10
55 // CHECK: andnq (%rax), %r11, %r10
57 andnq (%rax), %r11, %r10
71 // CHECK: bextrq %r12, %r11, %r10
73 bextrq %r12, %r11, %r1
    [all...]
  /system/core/libpixelflinger/
rotate90CW_4x4_16v6.S 36 stmfd sp!, {r4,r5, r6,r7, r8,r9, r10,r11, lr}
46 pkhbt r11, r4, r2, lsl #16
47 strd r10, r11, [r0], r12
50 pkhtb r11, r2, r4, asr #16
52 strd r10, r11, [r0], r12
54 pkhbt r11, r5, r3, lsl #16
56 strd r10, r11, [r0], r12
59 pkhtb r11, r3, r5, asr #16
60 strd r10, r11, [r0]
62 ldmfd sp!, {r4,r5, r6,r7, r8,r9, r10,r11, pc
    [all...]
  /frameworks/base/media/libstagefright/codecs/amrwbenc/src/asm/ARMV5E/
pred_lt4_1_opt.s 67 SMULBB r11, r6, r3 @x[1] * h[0]
72 SMLABT r11, r9, r3, r11 @x[2] * h[1]
78 SMLABB r11, r4, r3, r11 @x[3] * h[2]
83 SMLABT r11, r6, r3, r11 @x[4] * h[3]
89 SMLABB r11, r9, r3, r11 @x[5] * h[4]
94 SMLABT r11, r4, r3, r11 @x[6] * h[5
    [all...]
residu_asm_opt.s 56 LDRH r11, [r0], #2
57 ORR r10, r11, r10, LSL #16 @r10 --- a10, a11
59 LDRH r11, [r0], #2
61 ORR r11, r12, r11, LSL #16 @r11 --- a12, a13
82 SMULTB r11, r5, r10 @i3(0) --- r11 = x[2] * a0
86 SMLABT r11, r5, r2, r11 @i3(1) --- r11 += x[1] * a
    [all...]
Syn_filt_32_opt.s 57 ORR r11, r8, r9, LSL #16 @ Aq[4] -- Aq[3]
59 STR r11, [r13, #-8]
68 ORR r11, r8, r9, LSL #16 @ Aq[8] -- Aq[7]
70 STR r11, [r13, #-16]
79 ORR r11, r8, r9, LSL #16 @ Aq[12] -- Aq[11]
81 STR r11, [r13, #-24]
90 ORR r11, r8, r9, LSL #16 @ Aq[16] -- Aq[15]
92 STR r11, [r13, #-32]
100 LDR r11, [r13, #-4] @ Aq[2] -- Aq[1]
104 SMULBB r12, r6, r11 @ sig_lo[i-1] * Aq[1
    [all...]
Norm_Corr_opt.s 58 RSB r11, r4, #0 @k = -t_min
59 ADD r5, r0, r11, LSL #1 @get the &exc[k]
79 LDR r11, [r14], #4
85 SMLABB r6, r11, r11, r6
86 SMLATT r6, r11, r11, r6
112 LDR r11, [r14], #4 @load excf[i], excf[i+1]
114 SMLABB r6, r11, r11, r6 @L_tmp1 += excf[i] * excf[i
    [all...]
  /device/samsung/crespo/sec_mm/sec_omx/sec_codecs/video/mfc_c110/csc/
csc_yuv420_nv12t_uv_neon.s 65 @r11 temp1
84 mov r11, r3, asr #1 @ temp1 = linear_x_size/2
85 mul r11, r11, r6 @ temp1 = temp1*(i)
86 add r11, r11, r5, asr #1 @ temp1 = temp1+j/2
90 add r8, r1, r11 @ linear_addr = linear_src_u+temp1
91 add r11, r2, r11 @ temp1 = linear_src_v+temp1
97 pld [r11, r3
    [all...]
csc_nv12t_yuv420_uv_neon.s 65 @r11 temp2
97 add r11, r7, #2048
103 add r11, r4, #31 @ temp2 = ((linear_y_size+31)>>5)<<5@
104 bic r11, r11, #0x1F
110 cmp r12, r11
112 add r11, r7, #2048
128 add r11, r11, r10 @ tiled_addr1 = tiled_src+64*(temp1)
129 pld [r11]
    [all...]
csc_nv12t_yuv420_y_neon.s 64 @r11 temp2
94 add r11, r6, #2048
100 add r11, r3, #31 @ temp2 = ((linear_y_size+31)>>5)<<5@
101 bic r11, r11, #0x1F
107 cmp r12, r11
109 add r11, r6, #2048
125 add r11, r11, r10 @ tiled_addr1 = tiled_src+64*(temp1)
126 pld [r11]
    [all...]
  /external/openssl/crypto/bn/asm/
ppc.pl 234 #.set r11,11
275 # Freely use registers r5,r6,r7,r8,r9,r10,r11 as follows:
279 # r9,r10, r11 are the equivalents of c1,c2, c3.
291 # Note c3(r11) is NOT set to 0
306 addze r11,r8 # r8 added to r11 which is 0
313 addc r11,r7,r11
325 addc r11,r7,r11
    [all...]
  /external/webrtc/src/common_audio/signal_processing_library/main/source/
webrtc_fft_4oiq14_gcc_android.s 4 stmdb sp!, {r4 - r11, lr}
9 ldmgtia sp!, {r4 - r11, pc}
23 ldrsh r11, [r12, #2]
30 sub lr, r9, r11
32 add r11, r9, r11
34 sub r8, r5, r11
36 add r5, r5, r11
38 sub r11, r7, r12
48 sub r12, r10, r11
    [all...]
webrtc_fft_4ofq14_gcc_android.s 4 stmdb sp!, {r4 - r11, lr}
9 ldmgtia sp!, {r4 - r11, pc}
23 ldrsh r11, [r12, #2]
30 sub lr, r9, r11
32 add r11, r9, r11
34 sub r8, r5, r11
36 add r5, r5, r11
38 add r11, r7, r12
48 sub r12, r11, r10
    [all...]
  /external/valgrind/main/coregrind/m_syswrap/
syscall-amd64-darwin.S 117 movq -16(%rbp), %r11 /* r11 = VexGuestAMD64State * */
118 movq OFFSET_amd64_RDI(%r11), %rdi
119 movq OFFSET_amd64_RSI(%r11), %rsi
120 movq OFFSET_amd64_RDX(%r11), %rdx
121 movq OFFSET_amd64_RCX(%r11), %r10 /* rcx is passed in r10 instead */
122 movq OFFSET_amd64_R8(%r11), %r8
123 movq OFFSET_amd64_R9(%r11), %r9
125 movq OFFSET_amd64_RSP(%r11), %r11 /* r11 = simulated RSP *
    [all...]
  /external/tremolo/Tremolo/
mdctLARM.s 186 STMFD r13!,{r4,r6-r11,r14}
198 LDRB r11,[r9],#1 @ r11= *wL++
202 MUL r11,r12,r11 @ r11 = *l * *wL++
204 MLA r6, r7, r6, r11 @ r6 = *--r * *--wR
215 LDMFD r13!,{r4,r6-r11,PC}
226 STMFD r13!,{r4,r6-r11,r14}
237 LDRB r11,[r9],#1 @ r11= *wL+
    [all...]
  /external/openssl/crypto/sha/asm/
sha1-armv4-large.s 21 ldrb r11,[r1,#-2]
27 orr r9,r9,r11,lsl#8
36 ldrb r11,[r1,#-2]
42 orr r9,r9,r11,lsl#8
51 ldrb r11,[r1,#-2]
57 orr r9,r9,r11,lsl#8
66 ldrb r11,[r1,#-2]
72 orr r9,r9,r11,lsl#8
81 ldrb r11,[r1,#-2]
87 orr r9,r9,r11,lsl#
    [all...]
  /external/libvpx/vpx_scale/arm/neon/
vp8_vpxyv12_copyframe_func_neon.asm 24 push {r4 - r11, lr}
33 ldr r11, [r1, #yv12_buffer_config_v_buffer] ;srcptr1
45 str r11, [sp, #12]
54 add r11, r3, r7
70 vst1.8 {q8, q9}, [r11]!
72 vst1.8 {q10, q11}, [r11]!
74 vst1.8 {q12, q13}, [r11]!
76 vst1.8 {q14, q15}, [r11]!
87 sub r11, r5, r10
112 add r11, r3, r
    [all...]
  /frameworks/base/media/libstagefright/codecs/aacenc/src/asm/ARMV5E/
Radix4FFT_v5.s 27 stmdb sp!, {r4 - r11, lr}
47 mov r11, r2 @ j = bgn
48 cmp r11, #0
53 str r11, [sp, #20]
62 smulwt r3, r11, r8 @ L_mpy_wx(cosx, t1)
64 smlawb r2, r11, r8, r4 @ r2 = L_mpy_wx(cosx, t0) + L_mpy_wx(sinx, t1)@
68 mov r11, r1, asr #2 @ t1 = r1 >> 2@
74 sub r1, r11, r3 @ r1 = t1 - r3@
77 add r3, r11, r3 @ r3 = t1 + r3@
86 smulwt r5, r11, r8 @ L_mpy_wx(cosx, t1
    [all...]
band_nrg_v5.s 29 stmdb sp!, {r4 - r11, lr}
42 add r11, r1, r2
43 ldrsh r2, [r11, #2]
49 ldr r11, [r0, +r10, lsl #2]
52 smull r11, r7, r11, r11
55 ldr r11, [r0, +r10, lsl #2]
58 smull r11, r7, r11, r1
    [all...]
  /external/libvpx/vp8/encoder/arm/armv6/
vp8_subtract_armv6.asm 95 uxtb16 r11, r7, ror #8 ; [p3 | p1] (A)
98 usub16 r7, r10, r11 ; [d3 | d1] (A)
101 ldr r11, [r3], #4 ; pred (B)
110 uxtb16 r9, r11 ; [p2 | p0] (B)
112 uxtb16 r11, r11, ror #8 ; [p3 | p1] (B)
115 usub16 r7, r10, r11 ; [d3 | d1] (B)
138 uxtb16 r11, r7, ror #8 ; [p3 | p1] (A)
141 usub16 r7, r10, r11 ; [d3 | d1] (A)
144 ldr r11, [r3], #4 ; pred (B
    [all...]
  /external/libvpx/vp8/common/arm/armv6/
loopfilter_v6.asm 67 stmdb sp!, {r4 - r11, lr}
78 ldr r11, [src], pstep ; p1
91 uqsub8 r8, r10, r11 ; p2 - p1
92 uqsub8 r10, r11, r10 ; p1 - p2
98 uqsub8 r6, r11, r12 ; p1 - p0
100 uqsub8 r7, r12, r11 ; p0 - p1
108 uqsub8 r6, r11, r10 ; p1 - q1
109 uqsub8 r7, r10, r11 ; q1 - p1
110 uqsub8 r11, r12, r9 ; p0 - q0
114 orr r12, r11, r12 ; abs (p0-q0
    [all...]
  /dalvik/vm/compiler/template/armv5te/
TEMPLATE_CMPL_DOUBLE.S 18 mov r11, lr @ save return address
25 bx r11
36 bxcc r11
38 bx r11

Completed in 408 milliseconds

1 2 3 4 5 6 7 8 91011