| /cts/tools/dx-tests/src/dxc/junit/opcodes/fmul/jm/ |
| T_fmul_2.java | 17 package dxc.junit.opcodes.fmul.jm;
|
| T_fmul_3.java | 17 package dxc.junit.opcodes.fmul.jm;
|
| T_fmul_4.java | 17 package dxc.junit.opcodes.fmul.jm;
|
| T_fmul_5.java | 17 package dxc.junit.opcodes.fmul.jm;
|
| /dalvik/dx/tests/102-verify-nonwide-math/ |
| op_fmul.j | 24 fmul
|
| /external/llvm/test/Assembler/ |
| 2002-04-07-HexFloatConstants.ll | 14 %tmp = fmul double 7.200000e+101, 0x427F4000 ; <double> [#uses=1]
|
| /external/llvm/test/CodeGen/ARM/ |
| 2009-04-08-FloatUndef.ll | 7 %mul1 = fmul <4 x float> %shuffle7, zeroinitializer ; <<4 x float>> [#uses=1]
|
| 2009-06-19-RegScavengerAssert.ll | 22 %1 = fmul float %0, -2.000000e+00 ; <float> [#uses=1]
|
| 2009-11-01-NeonMoves.ll | 14 %2 = fmul <4 x float> %1, %1 ; <<4 x float>> [#uses=2]
24 %9 = fmul <4 x float> %8, %8 ; <<4 x float>> [#uses=1]
26 %11 = fmul <4 x float> %10, %8 ; <<4 x float>> [#uses=1]
27 %12 = fmul <4 x float> %11, %1 ; <<4 x float>> [#uses=1]
|
| illegal-vector-bitcast.ll | 7 %i = fmul <8 x float> %h, <float 0x3FF19999A0000000, float 0x400A666660000000, float 0x40119999A0000000, float 0x40159999A0000000, float 0.5, float 0x3FE3333340000000, float 0x3FE6666660000000, float 0x3FE99999A0000000>
|
| 2009-09-13-InvalidSubreg.ll | 25 %2 = fmul <4 x float> %val.i.i, undef ; <<4 x float>> [#uses=1]
26 %3 = fmul <4 x float> %val2.i.i, undef ; <<4 x float>> [#uses=1]
28 %5 = fmul <4 x float> %val4.i.i, undef ; <<4 x float>> [#uses=1]
36 %13 = fmul <4 x float> undef, %12 ; <<4 x float>> [#uses=1]
37 %14 = fmul <4 x float> %0, undef ; <<4 x float>> [#uses=1]
41 %18 = fmul <4 x float> zeroinitializer, %17 ; <<4 x float>> [#uses=1]
|
| vcvt_combine.ll | 13 %mul.i = fmul <2 x float> %vecinit2.i, <float 8.000000e+00, float 8.000000e+00>
29 %mul.i = fmul <2 x float> %vecinit2.i, <float 8.000000e+00, float 8.000000e+00>
45 %mul.i = fmul <2 x float> %vecinit2.i, <float 0x401B333340000000, float 0x401B333340000000>
59 %mul.i = fmul <2 x float> %vecinit2.i, <float 0x4200000000000000, float 0x4200000000000000>
73 %mul.i = fmul <2 x float> %vecinit2.i, <float 0x41F0000000000000, float 0x41F0000000000000>
89 %mul.i = fmul <4 x float> %vecinit6.i, <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>
|
| /external/llvm/test/CodeGen/PowerPC/ |
| 2007-11-19-VectorSplitting.ll | 12 %mul1 = fmul <4 x float> %shuffle7, zeroinitializer ; <<4 x
|
| /external/llvm/test/CodeGen/Thumb2/ |
| 2009-07-23-CPIslandBug.ll | 14 %1 = fmul float %mod.0.ph.ph, 5.000000e+00 ; <float> [#uses=0]
|
| /external/llvm/test/CodeGen/X86/ |
| illegal-vector-args-return.ll | 7 %y = fmul <4 x double> %x, %z
|
| peep-test-0.ll | 14 %2 = fmul double %1, 3.000000e+00
|
| peep-test-1.ll | 14 %3 = fmul double %2, 2.930000e+00
|
| fp_constant_op.ll | 13 %tmp.1 = fmul double %P, 1.230000e+02 ; <double> [#uses=1]
17 ; CHECK: fmul DWORD PTR
|
| fp_load_fold.ll | 2 ; RUN: grep -i ST | not grep {fadd\\|fsub\\|fdiv\\|fmul}
14 %R = fmul double %X, %Y ; <double> [#uses=1]
|
| phys_subreg_coalesce.ll | 12 %5 = fmul double %4, 5.000000e-01 ; <double> [#uses=1]
20 %13 = fmul double %12, 5.000000e-01 ; <double> [#uses=1]
|
| vec_splat.ll | 10 %tmp10 = fmul <4 x float> %tmp8, %tmp6 ; <<4 x float>> [#uses=1]
19 %tmp6 = fmul <2 x double> %tmp4, %tmp2 ; <<2 x double>> [#uses=1]
|
| /external/llvm/test/CodeGen/XCore/ |
| 2009-01-14-Remat-Crash.ll | 16 %tmp.0 = fmul double %tmp142, 0.000000e+00 ; <double> [#uses=1]
|
| /external/llvm/test/Transforms/InstCombine/ |
| fdiv.ll | 8 ; CHECK-NEXT: fmul float %x, 0x47D0000000000000
|
| /external/llvm/test/Transforms/Mem2Reg/ |
| PromoteMemToRegister.ll | 15 %t6 = fmul double %t4, %t5 ; <double> [#uses=1]
|
| /external/quake/quake/src/QW/client/ |
| r_drawa.asm | 260 fmul ds:dword ptr[0+0+ebx]
262 fmul ds:dword ptr[0+4+ebx]
264 fmul ds:dword ptr[0+8+ebx]
268 fmul ds:dword ptr[0+0+ebx]
270 fmul ds:dword ptr[0+4+ebx]
272 fmul ds:dword ptr[0+8+ebx]
395 fmul st(0),st(1)
418 fmul st(0),st(1)
422 fmul ds:dword ptr[fp_1m]
424 fmul ds:dword ptr[fp_1m]
[all...] |
