Searched
full:half (Results
351 -
375 of
1531) sorted by null
<<11121314151617181920>>
/external/chromium/net/test/ |
test_server_win.cc | 162 // Have the child inherit the write half.
|
/external/clang/include/clang/Basic/ |
Specifiers.h | 43 TST_half, // OpenCL half, ARM NEON __fp16
|
/external/clang/lib/Serialization/ |
ASTCommon.cpp | 46 case BuiltinType::Half: ID = PREDEF_TYPE_HALF_ID; break;
|
/external/dbus/bus/ |
dir-watch-kqueue.c | 68 /* Sleep for half a second to avoid a race when files are install(1)'d
|
/external/dropbear/libtomcrypt/src/pk/ecc/ |
ecc_verify_hash.c | 137 /* use Shamir's trick to compute u1*mG + u2*mQ using half of the doubles */
|
/external/iproute2/include/linux/ |
atmsap.h | 27 #define ATM_L2_LAPB 0x08 /* Extended LAPB, half-duplex (Rec. T.71) */
|
/external/iptables/extensions/ |
libxt_time.man | 60 is wrong half of the time of the year. As such, \fBusing \-\-kerneltz is highly
|
/external/jpeg/ |
coderules.doc | 113 applications may want only one half of the library.
|
jcapistd.c | 8 * This file contains application interface code for the compression half
|
/external/kernel-headers/original/linux/ |
atmsap.h | 27 #define ATM_L2_LAPB 0x08 /* Extended LAPB, half-duplex (Rec. T.71) */
|
/external/libvpx/examples/includes/geshi/geshi/ |
glsl.php | 66 'void', 'bool', 'int', 'long', 'short', 'float', 'half', 'fixed',
|
/external/libvpx/vp8/encoder/ppc/ |
fdct_altivec.asm | 22 ;# in normalization (fwd is twice unitary, inv is half unitary)
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
LegalizeTypesGeneric.cpp | 132 // Load the first half from the stack slot. 135 // Increment the pointer to the other half. 140 // Load the second half from the stack slot. 221 // Increment the pointer to the other half.
|
/external/llvm/lib/CodeGen/ |
SlotIndexes.cpp | 130 // Number indexes with half the default spacing so we can catch up quickly.
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
ARMAsmBackend.cpp | 216 // Offset by 4, adjusted by two due to the half-word ordering of thumb. 348 // 'off by 4' is implicitly handled by the half-word ordering of the 364 // need to adjust for the half-word ordering. 367 // Offset by 4, adjusted by two due to the half-word ordering of thumb.
|
/external/llvm/lib/Target/Mips/ |
MipsSubtarget.h | 82 // HasSwap - Byte and half swap instructions.
|
/external/llvm/lib/Target/Sparc/ |
FPMover.cpp | 118 // Insert copy for the other half of the double.
|
/external/mesa3d/docs/OLD/ |
MESA_sprite_point.spec | 134 point's 3rd and 4th texture coordinates and r is half the point's
|
/external/mesa3d/docs/ |
RELNOTES-6.1 | 21 Half-precision floating point (GLhalf) pixel formats are supported
|
relnotes-7.8.2.html | 71 <li>Use <code>R16G16B16A16_FLOAT</code> for 3-component half-float.</li>
|
/external/mesa3d/src/glsl/ |
glsl_parser.h | 178 HALF = 395,
|
/external/qemu/ |
async.c | 73 /* Run queued AIO completions and destroy Bottom Half */
|
/external/qemu/distrib/sdl-1.2.12/src/video/ |
mmx.h | 650 (interleaves low half of dest with low half of source 667 (interleaves high half of dest with high half of source
|
/external/qemu/hw/ |
armv7m.c | 183 We don't have proper commandline options, so allocate half of memory
|
/external/qemu/tcg/ |
README | 322 Construct t0 (64-bit) taking the low half from t1 (32 bit) and the high half 326 Construct t0 (64-bit) taking the low half from t1 (64 bit) and the high half
|
Completed in 848 milliseconds
<<11121314151617181920>>