/external/llvm/test/CodeGen/Blackfin/ |
ct64.ll | 3 declare i64 @llvm.ctlz.i64(i64) 4 declare i64 @llvm.cttz.i64(i64) 5 declare i64 @llvm.ctpop.i64(i64) 7 define i64 @ctlztest(i64 %B) [all...] |
basic-i64.ll | 3 define i64 @add(i64 %A, i64 %B) { 4 %R = add i64 %A, %B ; <i64> [#uses=1] 5 ret i64 %R 8 define i64 @sub(i64 %A, i64 %B) { 9 %R = sub i64 %A, %B ; <i64> [#uses=1 [all...] |
/external/llvm/test/Assembler/ |
flags.ll | 3 @addr = external global i64 5 define i64 @add_unsigned(i64 %x, i64 %y) { 6 ; CHECK: %z = add nuw i64 %x, %y 7 %z = add nuw i64 %x, %y 8 ret i64 %z 11 define i64 @sub_unsigned(i64 %x, i64 %y) [all...] |
ConstantExprFold.ll | 6 @A = global i64 0 8 global i64* inttoptr (i64 add (i64 ptrtoint (i64* @A to i64), i64 0) to i64*) ; X + 0 == X 9 global i64* inttoptr (i64 sub (i64 ptrtoint (i64* @A to i64), i64 0) to i64*) ; X - 0 == [all...] |
/external/llvm/test/CodeGen/X86/ |
2011-08-29-BlockConstant.ll | 3 target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64" 6 @x = global [500 x i64] zeroinitializer, align 64 ; <[500 x i64]*> 10 @y = global [63 x i64] [ 11 i64 6799976246779207262, i64 6799976246779207262, i64 6799976246779207262, 12 i64 6799976246779207262, i64 6799976246779207262, i64 6799976246779207262 [all...] |
tailcall-returndup-void.ll | 5 @sES_closure = external global [0 x i64] 6 declare cc10 void @sEH_info(i64* noalias nocapture, i64* noalias nocapture, i64* noalias nocapture, i64, i64, i64) align 8 8 define cc10 void @rBM_info(i64* noalias nocapture %Base_Arg, i64* noalias nocapture %Sp_Arg, i64* noalias nocapture %Hp_Arg, i64 %R1_Arg, i64 %R2_Arg, i64 %R3_Arg) nounwind align 8 [all...] |
rot64.ll | 7 define i64 @foo(i64 %x, i64 %y, i64 %z) nounwind readnone { 9 %0 = shl i64 %x, %z 10 %1 = sub i64 64, %z 11 %2 = lshr i64 %x, %1 12 %3 = or i64 %2, %0 13 ret i64 %3 16 define i64 @bar(i64 %x, i64 %y, i64 %z) nounwind readnone [all...] |
vec_ctbits.ll | 3 declare <2 x i64> @llvm.cttz.v2i64(<2 x i64>) 4 declare <2 x i64> @llvm.ctlz.v2i64(<2 x i64>) 5 declare <2 x i64> @llvm.ctpop.v2i64(<2 x i64>) 7 define <2 x i64> @footz(<2 x i64> %a) nounwind { 8 %c = call <2 x i64> @llvm.cttz.v2i64(<2 x i64> %a [all...] |
/external/llvm/test/Transforms/InstSimplify/ |
undef.ll | 4 ; CHECK: ret i64 undef 5 define i64 @test0() { 6 %r = mul i64 undef, undef 7 ret i64 %r 11 ; CHECK: ret i64 undef 12 define i64 @test1() { 13 %r = mul i64 3, undef 14 ret i64 %r 18 ; CHECK: ret i64 undef 19 define i64 @test2() [all...] |
/external/llvm/test/CodeGen/Generic/ |
2008-01-25-dag-combine-mul.ll | 6 %acc = alloca i64, align 8 ; <i64*> [#uses=4] 7 %tmp97 = load i64* %acc, align 8 ; <i64> [#uses=1] 8 %tmp98 = and i64 %tmp97, 4294967295 ; <i64> [#uses=1] 9 %tmp99 = load i64* null, align 8 ; <i64> [#uses=1] 10 %tmp100 = and i64 %tmp99, 4294967295 ; <i64> [#uses=1 [all...] |
shift-int64.ll | 3 define i64 @test_imm(i64 %X) { 4 %Y = ashr i64 %X, 17 ; <i64> [#uses=1] 5 ret i64 %Y 8 define i64 @test_variable(i64 %X, i8 %Amt) { 9 %shift.upgrd.1 = zext i8 %Amt to i64 ; <i64> [#uses=1] 10 %Y = ashr i64 %X, %shift.upgrd.1 ; <i64> [#uses=1 [all...] |
/external/llvm/test/CodeGen/ARM/ |
ret_i64_arg2.ll | 3 define i64 @test_i64(i64 %a1, i64 %a2) { 4 ret i64 %a2
|
ret_i64_arg3.ll | 3 define i64 @test_i64_arg3(i64 %a1, i64 %a2, i64 %a3) { 4 ret i64 %a3
|
/external/llvm/test/CodeGen/SystemZ/ |
01-RetArg.ll | 3 define i64 @foo(i64 %a, i64 %b) { 5 ret i64 %b
|
06-FrameIdxLoad.ll | 4 target datalayout = "E-p:64:64:64-i1:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128" 7 define i64 @foo(i64 %a, i64 %b, i64 %c, i64 %d, i64 %e, i64 %f, i64* %g) nounwind readnone { 9 ret i64 % [all...] |
02-RetAdd.ll | 2 define i64 @foo(i64 %a, i64 %b) { 4 %c = add i64 %a, %b 5 ret i64 %c
|
02-RetAddImm.ll | 2 define i64 @foo(i64 %a, i64 %b) { 4 %c = add i64 %a, 1 5 ret i64 %c
|
02-RetAnd.ll | 3 define i64 @foo(i64 %a, i64 %b) { 5 %c = and i64 %a, %b 6 ret i64 %c
|
02-RetAndImm.ll | 6 define i64 @foo1(i64 %a, i64 %b) { 8 %c = and i64 %a, 1 9 ret i64 %c 12 define i64 @foo2(i64 %a, i64 %b) { 14 %c = and i64 %a, 131072 15 ret i64 % [all...] |
02-RetOr.ll | 2 define i64 @foo(i64 %a, i64 %b) { 4 %c = or i64 %a, %b 5 ret i64 %c
|
02-RetOrImm.ll | 6 define i64 @foo1(i64 %a, i64 %b) { 8 %c = or i64 %a, 1 9 ret i64 %c 12 define i64 @foo2(i64 %a, i64 %b) { 14 %c = or i64 %a, 131072 15 ret i64 % [all...] |
/external/llvm/test/CodeGen/Thumb/ |
long.ll | 9 define i64 @f1() { 11 ret i64 0 14 define i64 @f2() { 16 ret i64 1 19 define i64 @f3() { 21 ret i64 2147483647 24 define i64 @f4() { 26 ret i64 2147483648 29 define i64 @f5() { 31 ret i64 922337203685477580 [all...] |
/external/llvm/test/CodeGen/CellSPU/ |
icmp64.ll | 11 target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128" 17 ; i64 integer comparisons: 18 define i64 @icmp_eq_select_i64(i64 %arg1, i64 %arg2, i64 %val1, i64 %val2) nounwind { 20 %A = icmp eq i64 %arg1, %arg2 21 %B = select i1 %A, i64 %val1, i64 %val [all...] |
/external/llvm/test/Transforms/InstCombine/ |
bitcast-vec-canon.ll | 3 define double @a(<1 x i64> %y) { 4 %c = bitcast <1 x i64> %y to double 8 define i64 @b(<1 x i64> %y) { 9 %c = bitcast <1 x i64> %y to i64 10 ret i64 %c 13 define <1 x i64> @c(double %y) { 14 %c = bitcast double %y to <1 x i64> 15 ret <1 x i64> % [all...] |
/external/llvm/test/CodeGen/PowerPC/ |
2005-01-14-UndefLong.ll | 3 define i64 @test() { 4 ret i64 undef
|