HomeSort by relevance Sort by last modified time
    Searched full:i64 (Results 626 - 650 of 2406) sorted by null

<<21222324252627282930>>

  /external/llvm/test/Transforms/IndVarSimplify/
eliminate-comparison.ll 3 target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
13 define void @foo(i64 %n, i32* nocapture %p) nounwind {
15 %cmp9 = icmp sgt i64 %n, 0
24 %i = phi i64 [ 0, %pre ], [ %inc, %for.inc ]
25 %cmp6 = icmp slt i64 %i, %n
30 %arrayidx = getelementptr [0 x double]* @X, i64 0, i64 %i
35 %inc = add nsw i64 %i, 1
36 %exitcond = icmp sge i64 %inc, %n
48 define i32 @_ZNK4llvm5APInt3ultERKS0_(i32 %tmp2.i1, i64** %tmp65, i64** %tmp73, i64** %tmp82, i64** %tmp90)
    [all...]
  /external/llvm/test/Transforms/ConstProp/
constant-expr.ll 48 @T1 = global i1 icmp eq (i64 and (i64 trunc (i256 lshr (i256 or (i256 and (i256 and (i256 shl (i256 zext (i64 ptrtoint (i1* @B to i64) to i256), i256 64), i256 -6277101735386680763495507056286727952638980837032266301441), i256 6277101735386680763835789423207666416102355444464034512895), i256 shl (i256 zext (i64 ptrtoint (i1* @A to i64) to i256), i256 192)), i256 64) to i64), i64 1), i64 0)
51 @T2 = global i1* inttoptr (i64 add (i64 trunc (i256 lshr (i256 or (i256 and (i256 and (i256 shl (i256 zext (i64 ptrtoint (i1* @A (…)
    [all...]
  /external/llvm/test/CodeGen/X86/
vec_anyext.ll 15 %F = load <4 x i64>* undef
16 %G = trunc <4 x i64> %F to <4 x i16>
17 %H = load <4 x i64>* undef
18 %Y = trunc <4 x i64> %H to <4 x i16>
25 %F = load <4 x i64>* undef
26 %G = trunc <4 x i64> %F to <4 x i32>
27 %H = load <4 x i64>* undef
28 %Y = trunc <4 x i64> %H to <4 x i32>
52 %F = load <4 x i64>* undef
53 %G = trunc <4 x i64> %F to <4 x i8
    [all...]
2009-08-12-badswitch.ll 2 target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128"
32 define internal fastcc i32 @foo(i64 %bar) nounwind ssp {
37 switch i64 %bar, label %RETURN [
38 i64 2, label %RRETURN_2
39 i64 3, label %RRETURN_6
40 i64 4, label %RRETURN_7
41 i64 5, label %RRETURN_14
42 i64 6, label %RRETURN_15
43 i64 7, label %RRETURN_16
44 i64 8, label %RRETURN_1
    [all...]
lsr-normalization.ll 18 call void @llvm.memset.p0i8.i64(i8* %tmp2, i8 0, i64 16, i32 8, i1 false) nounwind
19 %tmp3 = getelementptr inbounds %0* %tmp, i64 0, i32 0 ; <%0**> [#uses=3]
21 %tmp4 = getelementptr inbounds %0* %tmp, i64 0, i32 1 ; <%0**> [#uses=1]
23 %tmp5 = call noalias i8* @_Znwm(i64 24) nounwind ; <i8*> [#uses=2]
24 %tmp6 = getelementptr inbounds i8* %tmp5, i64 16 ; <i8*> [#uses=2]
41 %tmp15 = call i32 @puts(i8* getelementptr inbounds ([5 x i8]* @1, i64 0, i64 0))
45 %tmp17 = phi i64 [ %tmp22, %bb16 ], [ 0, %bb10 ] ; <i64> [#uses=1
    [all...]
multiple-loop-post-inc.ll 12 target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
14 define void @foo(float* %I, i64 %IS, float* nocapture %Start, float* nocapture %Step, float* %O, i64 %OS, i64 %N) nounwind {
19 %1 = ptrtoint float* %I to i64 ; <i64> [#uses=1]
20 %2 = ptrtoint float* %O to i64 ; <i64> [#uses=1]
21 %tmp = xor i64 %2, %1 ; <i64> [#uses=1
    [all...]
2009-02-25-CommuteBug.ll 6 %tmp.i2 = bitcast <2 x double> %B to <2 x i64> ; <<2 x i64>> [#uses=1]
7 %tmp2.i = or <2 x i64> %tmp.i2, <i64 4607632778762754458, i64 4607632778762754458> ; <<2 x i64>> [#uses=1]
8 %tmp3.i = bitcast <2 x i64> %tmp2.i to <2 x double> ; <<2 x double>> [#uses=1]
dbg-at-specficiation.ll 17 !7 = metadata !{i32 720897, null, metadata !"", null, i32 0, i64 320, i64 32, i32 0, i32 0, metadata !8, metadata !9, i32 0, i32 0} ; [ DW_TAG_array_type ]
18 !8 = metadata !{i32 720932, null, metadata !"int", null, i32 0, i64 32, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
20 !10 = metadata !{i32 720929, i64 0, i64 9} ; [ DW_TAG_subrange_type ]
  /external/llvm/test/Transforms/InstCombine/
shift-sra.ll 23 define i64 @test3(i1 %X, i64 %Y, i1 %Cond) {
26 %X2 = sext i1 %X to i64
29 %Y2 = ashr i64 %Y, 63
32 %P = phi i64 [%X2, %T], [%Y2, %F]
33 %S = ashr i64 %P, 12
34 ret i64 %S
37 ; CHECK: %P = phi i64
38 ; CHECK-NEXT: ret i64 %P
41 define i64 @test4(i1 %X, i64 %Y, i1 %Cond)
    [all...]
align-2d-gep.ll 2 target datalayout = "E-p:64:64:64-a0:0:8-f32:32:32-f64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-v64:64:64-v128:128:128"
19 %i = phi i64 [ 0, %entry ], [ %indvar.next26, %bb11 ]
23 %j = phi i64 [ 0, %bb7.outer ], [ %indvar.next, %bb1 ]
25 %t4 = getelementptr [1001 x [20000 x double]]* @Nice, i64 0, i64 %i, i64 %j
29 %s4 = getelementptr [1001 x [20001 x double]]* @Awkward, i64 0, i64 %i, i64 %j
33 %indvar.next = add i64 %j,
    [all...]
  /external/llvm/test/CodeGen/ARM/
vqshl.ll 30 define <1 x i64> @vqshls64(<1 x i64>* %A, <1 x i64>* %B) nounwind {
33 %tmp1 = load <1 x i64>* %A
34 %tmp2 = load <1 x i64>* %B
35 %tmp3 = call <1 x i64> @llvm.arm.neon.vqshifts.v1i64(<1 x i64> %tmp1, <1 x i64> %tmp2)
36 ret <1 x i64> %tmp3
66 define <1 x i64> @vqshlu64(<1 x i64>* %A, <1 x i64>* %B) nounwind
    [all...]
debug-info-branch-folding.ll 2 target datalayout = "e-p:32:32:32-i1:8:32-i8:8:32-i16:16:32-i32:32:32-i64:32:32-f32:32:32-f64:32:32-v64:32:64-v128:32:128-a0:0:32-n32"
21 tail call void @llvm.dbg.value(metadata !{<4 x float> %add19}, i64 0, metadata !27), !dbg !39
23 tail call void @llvm.dbg.value(metadata !{<4 x float> %add20}, i64 0, metadata !28), !dbg !39
38 declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone
48 !3 = metadata !{i32 589845, metadata !1, metadata !"", metadata !1, i32 0, i64 0, i64 0, i32 0, i32 0, i32 0, metadata !4, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
50 !5 = metadata !{i32 589846, metadata !2, metadata !"v4f32", metadata !1, i32 14, i64 0, i64 0, i64 0, i32 0, metadata !6} ; [ DW_TAG_typedef ]
51 !6 = metadata !{i32 590083, metadata !2, metadata !"", metadata !2, i32 0, i64 128, i64 128, i32 0, i32 0, metadata !7, metadata !8, i32 0, i32 0} ; [ DW_TAG_vector_type
    [all...]
debug-info-qreg.ll 2 target datalayout = "e-p:32:32:32-i1:8:32-i8:8:32-i16:16:32-i32:32:32-i64:32:32-f32:32:32-f64:32:32-v64:32:64-v128:32:128-a0:0:32-n32"
29 tail call void @llvm.dbg.value(metadata !{<4 x float> %add19}, i64 0, metadata !27), !dbg !39
38 declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone
48 !3 = metadata !{i32 589845, metadata !1, metadata !"", metadata !1, i32 0, i64 0, i64 0, i32 0, i32 0, i32 0, metadata !4, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
50 !5 = metadata !{i32 589846, metadata !2, metadata !"v4f32", metadata !1, i32 14, i64 0, i64 0, i64 0, i32 0, metadata !6} ; [ DW_TAG_typedef ]
51 !6 = metadata !{i32 590083, metadata !2, metadata !"", metadata !2, i32 0, i64 128, i64 128, i32 0, i32 0, metadata !7, metadata !8, i32 0, i32 0} ; [ DW_TAG_vector_type
    [all...]
vshrn.ll 19 define <2 x i32> @vshrns32(<2 x i64>* %A) nounwind {
21 ;CHECK: vshrn.i64
22 %tmp1 = load <2 x i64>* %A
23 %tmp2 = call <2 x i32> @llvm.arm.neon.vshiftn.v2i32(<2 x i64> %tmp1, <2 x i64> < i64 -32, i64 -32 >)
29 declare <2 x i32> @llvm.arm.neon.vshiftn.v2i32(<2 x i64>, <2 x i64>) nounwind readnone
47 define <2 x i32> @vrshrns32(<2 x i64>* %A) nounwind
    [all...]
ldrd.ll 8 @b = external global i64*
10 define i64 @t(i64 %a) nounwind readonly {
20 %0 = load i64** @b, align 4
21 %1 = load i64* %0, align 4
22 %2 = mul i64 %1, %a
23 ret i64 %2
uint64tof64.ll 3 %struct.FILE = type { i8*, i32, i32, i16, i16, %struct.__sbuf, i32, i8*, i32 (i8*)*, i32 (i8*, i8*, i32)*, i64 (i8*, i64, i32)*, i32 (i8*, i8*, i32)*, %struct.__sbuf, %struct.__sFILEX*, i32, [3 x i8], [1 x i8], %struct.__sbuf, i32, i64 }
10 %0 = load i64* null, align 4 ; <i64> [#uses=1]
11 %1 = uitofp i64 %0 to double ; <double> [#uses=1]
13 %3 = call i32 (%struct.FILE*, i8*, ...)* @fprintf(%struct.FILE* null, i8* getelementptr ([54 x i8]* @"\01LC10", i32 0, i32 0), i64 0, double %2) ; <i32> [#uses=0]
  /external/llvm/test/Analysis/ScalarEvolution/
avoid-infinite-recursion-0.ll 5 target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128"
11 %1 = ptrtoint i32* %0 to i64 ; <i64> [#uses=1]
12 %2 = sub i64 undef, %1 ; <i64> [#uses=1]
13 %3 = lshr i64 %2, 3 ; <i64> [#uses=1]
14 %4 = trunc i64 %3 to i32 ; <i32> [#uses=2]
20 %6 = sext i32 %5 to i64 ; <i64> [#uses=1
    [all...]
  /external/llvm/test/CodeGen/PowerPC/
2008-04-23-CoalescerCrash.ll 13 define i32 @_Z14ProgramByWordsPvyy(i8* %buffer, i64 %Offset, i64 %bufferSize) nounwind {
20 %tmp9596430 = zext i32 0 to i64 ; <i64> [#uses=1]
21 %tmp98431 = add i64 %tmp9596430, %Offset ; <i64> [#uses=1]
22 %tmp100433 = icmp ugt i64 %tmp98431, %Offset ; <i1> [#uses=1]
26 %Pos.0.reg2mem.0 = phi i64 [ %tmp93, %_Z24unlock_then_erase_sectory.exit ], [ %Offset, %bb ] ; <i64> [#uses=3]
31 %tmp34 = sub i64 %Pos.0.reg2mem.0, %Offset ; <i64> [#uses=2
    [all...]
2006-01-20-ShiftPartsCrash.ll 11 %tmp7 = load i64* null ; <i64> [#uses=1]
13 %shift.upgrd.2 = zext i8 %tmp6.upgrd.1 to i64 ; <i64> [#uses=1]
14 %tmp8 = ashr i64 %tmp7, %shift.upgrd.2 ; <i64> [#uses=1]
15 %tmp8.upgrd.3 = trunc i64 %tmp8 to i32 ; <i32> [#uses=1]
2006-09-28-shift_64.ll 8 %tmp3 = and i64 0, -8388609 ; <i64> [#uses=1]
17 %shift.upgrd.1 = zext i8 %tmp5 to i64 ; <i64> [#uses=1]
18 %tmp7 = lshr i64 %tmp3, %shift.upgrd.1 ; <i64> [#uses=1]
19 %tmp7.upgrd.2 = trunc i64 %tmp7 to i32 ; <i32> [#uses=1]
  /external/llvm/test/CodeGen/Generic/
builtin-expect.ll 11 %conv1 = sext i32 %conv to i64
12 %expval = call i64 @llvm.expect.i64(i64 %conv1, i64 1)
13 %tobool = icmp ne i64 %expval, 0
30 declare i64 @llvm.expect.i64(i64, i64) nounwind readnon
    [all...]
  /external/llvm/test/Feature/
intrinsics.ll 17 declare i64 @llvm.ctpop.i64(i64)
25 declare i64 @llvm.cttz.i64(i64)
33 declare i64 @llvm.ctlz.i64(i64)
50 call i64 @llvm.ctpop.i64( i64 13 ) ; <i32>:8 [#uses=0
    [all...]
  /external/llvm/test/Transforms/LowerExpectIntrinsic/
basic.ll 12 %conv1 = sext i32 %conv to i64
13 %expval = call i64 @llvm.expect.i64(i64 %conv1, i64 1)
14 %tobool = icmp ne i64 %expval, 0
33 declare i64 @llvm.expect.i64(i64, i64) nounwind readnon
    [all...]
  /external/clang/test/CodeGenObjC/
bitfield-ivar-offsets.m 3 // RUN: grep -F '@"OBJC_IVAR_$_I0._b0" = global i64 0, section "__DATA, __objc_ivar", align 8' %t
4 // RUN: grep -F '@"OBJC_IVAR_$_I0._b1" = global i64 0, section "__DATA, __objc_ivar", align 8' %t
5 // RUN: grep -F '@"OBJC_IVAR_$_I0._b2" = global i64 1, section "__DATA, __objc_ivar", align 8' %t
6 // RUN: grep -F '@"OBJC_IVAR_$_I0._x" = global i64 2, section "__DATA, __objc_ivar", align 8' %t
7 // RUN: grep -F '@"OBJC_IVAR_$_I0._b3" = global i64 4, section "__DATA, __objc_ivar", align 8' %t
8 // RUN: grep -F '@"OBJC_IVAR_$_I0._y" = global i64 6, section "__DATA, __objc_ivar", align 8' %t
9 // RUN: grep -F '@"OBJC_IVAR_$_I0._b4" = global i64 7, section "__DATA, __objc_ivar", align 8' %t
  /external/llvm/test/Analysis/BasicAA/
underlying-value.ll 4 target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
17 %arrayidx = getelementptr inbounds [2 x i64]* undef, i32 0, i64 0
18 %tmp7 = load i64* %arrayidx, align 8
19 %arrayidx9 = getelementptr inbounds [2 x i64]* undef, i32 0, i64 undef
20 %tmp10 = load i64* %arrayidx9, align 8

Completed in 166 milliseconds

<<21222324252627282930>>