HomeSort by relevance Sort by last modified time
    Searched full:mmx (Results 76 - 100 of 333) sorted by null

1 2 34 5 6 7 8 91011>>

  /external/oprofile/events/i386/p6_mobile/
events 76 event:0xb1 counters:0,1 um:zero minimum:3000 name:MMX_SAT_INSTR_EXEC : number of MMX saturating instructions executed
77 event:0xb2 counters:0,1 um:mmx_uops minimum:3000 name:MMX_UOPS_EXEC : number of MMX UOPS executed
78 event:0xb3 counters:0,1 um:mmx_instr_type_exec minimum:3000 name:MMX_INSTR_TYPE_EXEC : number of MMX packing instructions
79 event:0xcc counters:0,1 um:mmx_trans minimum:3000 name:FP_MMX_TRANS : MMX-floating point transitions
81 event:0xce counters:0,1 um:zero minimum:3000 name:MMX_INSTR_RET : number of MMX instructions retired
107 event:0xce counters:0,1 um:zero minimum:3000 name:EMON_SIMD_INSTR_RETIRED : Number of retired MMX instructions
  /external/oprofile/events/i386/pii/
events 71 event:0xb0 counters:0,1 um:zero minimum:3000 name:MMX_INSTR_EXEC : number of MMX instructions executed
72 event:0xb1 counters:0,1 um:zero minimum:3000 name:MMX_SAT_INSTR_EXEC : number of MMX saturating instructions executed
73 event:0xb2 counters:0,1 um:mmx_uops minimum:3000 name:MMX_UOPS_EXEC : number of MMX UOPS executed
74 event:0xb3 counters:0,1 um:mmx_instr_type_exec minimum:3000 name:MMX_INSTR_TYPE_EXEC : number of MMX packing instructions
75 event:0xcc counters:0,1 um:mmx_trans minimum:3000 name:FP_MMX_TRANS : MMX-floating point transitions
77 event:0xce counters:0,1 um:zero minimum:3000 name:MMX_INSTR_RET : number of MMX instructions retired
  /external/flac/libFLAC/include/private/
cpu.h 51 FLAC__bool mmx; member in struct:__anon5862
  /external/valgrind/main/none/tests/amd64/
bug137714-amd64.c 65 /* mmx test */
  /external/valgrind/main/none/tests/x86/
bug137714-x86.c 65 /* mmx test */
  /external/kernel-headers/original/asm-x86/
page_32.h 17 #include <asm/mmx.h>
25 * On older X86 processors it's not a win to use MMX here it seems.
cpufeature_32.h 54 #define X86_FEATURE_MMXEXT (1*32+22) /* AMD MMX extensions */
67 #define X86_FEATURE_CXMMX (3*32+ 0) /* Cyrix MMX extensions */
  /external/oprofile/events/i386/p4/
events 41 event:0x18 counters:2,6 um:flame_uop minimum:3000 name:64BIT_MMX_UOP : 64 bit integer SIMD MMX uops
44 event:0x1b counters:2,6 um:x87_simd_moves_uop minimum:3000 name:X87_SIMD_MOVES_UOP : x87 FPU, MMX, SSE, or SSE2 loads, stores and reg-to-reg moves
  /external/oprofile/events/i386/piii/
events 75 event:0xb1 counters:0,1 um:zero minimum:3000 name:MMX_SAT_INSTR_EXEC : number of MMX saturating instructions executed
76 event:0xb2 counters:0,1 um:mmx_uops minimum:3000 name:MMX_UOPS_EXEC : number of MMX UOPS executed
77 event:0xb3 counters:0,1 um:mmx_instr_type_exec minimum:3000 name:MMX_INSTR_TYPE_EXEC : number of MMX packing instructions
78 event:0xcc counters:0,1 um:mmx_trans minimum:3000 name:FP_MMX_TRANS : MMX-floating point transitions
80 event:0xce counters:0,1 um:zero minimum:3000 name:MMX_INSTR_RET : number of MMX instructions retired
  /external/oprofile/events/i386/westmere/
unit_masks 83 0x02 mmx MMX Uops
91 0x01 to_fp Transitions from MMX to Floating Point instructions
92 0x02 to_mmx Transitions from Floating Point to MMX instructions
93 0x03 any All Floating Point to and from MMX transitions
103 0x04 mmx Retired MMX instructions (Precise Event)
  /external/llvm/lib/Target/X86/
X86Subtarget.h 45 NoMMXSSE, MMX, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42
56 /// X86SSELevel - MMX, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, or
172 bool hasMMX() const { return X86SSELevel >= MMX; }
X86.td 37 def FeatureMMX : SubtargetFeature<"mmx","X86SSELevel", "MMX",
38 "Enable MMX instructions">;
121 def : Proc<"pentium-mmx", [FeatureMMX]>;
X86CallingConv.td 49 // MMX vector types are always returned in MM0. If the target doesn't have
94 // MMX vector types are always returned in XMM0.
150 // The first 8 MMX vector arguments are passed in XMM registers on Darwin.
196 // The first 4 MMX vector arguments are passed in GPRs.
257 // The first 3 __m64 vector arguments are passed in mmx registers if the
  /frameworks/base/media/libstagefright/codecs/m4v_h263/dec/src/
deringing_chroma.cpp 53 /* Do the first line (7 pixels at a time => Don't use MMX)*/
123 /* Do the first block (pixels=7 => No MMX) */
186 /* Do the rest in MMX */
  /external/qemu/distrib/libpng-1.2.19/
pngvcrd.c 16 * a sign error in the post-MMX cleanup code for each pixel_depth resulted
23 * [runtime MMX configuration, GRR 20010102]
71 jl NOT_SUPPORTED //If eax is zero, mmx not supported
80 and edx, 0x00800000 //mask out all bits but mmx bit(24)
81 cmp edx, 0 // 0 = mmx not supported
82 jz NOT_SUPPORTED // non-zero = Yes, mmx IS supported
93 //mmx_supported_local=0; // test code for force don't support MMX
94 //printf("MMX : %u (1=MMX supported)\n",mmx_supported_local);
111 /* Use this routine for x86 platform - uses faster MMX routine if machin
    [all...]
pnggccrd.c 4 * For Intel/AMD x86 or x86-64 CPU (Pentium-MMX or later) and GNU C compiler.
20 * [Intel's performance analysis of the MMX vs. non-MMX code;
50 * - fixed sign error in post-MMX cleanup code (16- & 32-bit cases)
54 * x [DONE] write MMX code for 64-bit case (pixel_bytes == 8) [not tested]
55 * - write MMX code for 48-bit case (pixel_bytes == 6)
61 * - rewrite all MMX interlacing code so it's aligned with
69 * but there are enough unused MMX registers in every case,
71 * post-MMX cleanup code (C code) in at least some of the
74 * inconsistent, and don't match the MMX Programmer's Referenc
    [all...]
  /external/mesa3d/docs/
envvars.html 16 <li>MESA_NO_MMX - if set, disables Intel MMX optimizations
relnotes-7.0.2.html 62 <li>Fixed MMX 565 rgb conversion problem (bug 12614)
  /external/neven/Embedded/common/src/b_BasicEm/
Config.h 32 #define bbs_MEMORY_ALIGNMENT 8 /* MMX: align data to 64 bits */
  /external/oprofile/events/i386/core/
events 88 event:0xb0 counters:0,1 um:zero minimum:500 name:MMX_INSTR_EXEC : number of MMX instructions executed (not MOVQ and MOVD)
90 event:0xb3 counters:0,1 um:mmx_instr_type_exec minimum:3000 name:MMX_INSTR_TYPE_EXEC : number of MMX packing instructions
101 event:0xcc counters:0,1 um:mmx_trans minimum:3000 name:FP_MMX_TRANS : MMX-floating point transitions
103 event:0xce counters:0,1 um:zero minimum:3000 name:MMX_INSTR_RET : number of MMX instructions retired
  /external/valgrind/main/VEX/priv/
host_generic_simd128.h 37 well behaved -- no floating point or mmx insns, just straight
  /external/zlib/contrib/masmx64/
inffas8664.c 28 * compiled with gcc -DNO_MMX, but inffast.S is still faster on the P3 with MMX
29 * enabled. I will attempt to merge the MMX code into this version. Newer
  /external/qemu/distrib/sdl-1.2.12/src/video/
SDL_yuv_mmx.c 28 #include "mmx.h"
52 This MMX assembler is my first assembler/MMX program ever.
58 more parallism in the MMX units. This means I moved
64 The MMX routine calculates 256bit=8RGB values in each cycle
231 "emms\n" // reset MMX registers.
  /external/clang/lib/Basic/
Targets.cpp     [all...]
  /external/flac/libFLAC/
cpu.c 167 info->data.ia32.mmx = false;
181 info->data.ia32.mmx = (flags_edx & FLAC__CPUINFO_IA32_CPUID_MMX )? true : false;
202 fprintf(stderr, " MMX ........ %c\n", info->data.ia32.mmx ? 'Y' : 'n');
210 fprintf(stderr, " 3DNow!-MMX . %c\n", info->data.ia32.extmmx ? 'Y' : 'n');

Completed in 742 milliseconds

1 2 34 5 6 7 8 91011>>