HomeSort by relevance Sort by last modified time
    Searched full:sdiv (Results 101 - 125 of 226) sorted by null

1 2 3 45 6 7 8 910

  /external/llvm/test/CodeGen/Generic/
2006-02-12-InsertLibcall.ll 10 %tmp.114.i = sdiv i64 %tmp.2i, 3 ; <i64> [#uses=1]
  /external/llvm/test/CodeGen/SystemZ/
2010-01-04-DivMem.ll 28 %div = sdiv i32 %tmp5, %tmp1 ; <i32> [#uses=2]
  /external/llvm/test/CodeGen/Thumb2/
2009-08-04-SubregLoweringBug3.ll 22 %2 = sdiv i32 %1, 127773 ; <i32> [#uses=1]
  /external/llvm/test/Transforms/InstCombine/
sub.ll 150 %X = sdiv i32 %A, 1123
154 ; CHECK: %Y = sdiv i32 %A, -1123
162 %C = sdiv i32 %B, 1234
166 ; CHECK: %C = sdiv i32 %B, 1234
icmp.ll 220 %i3 = sdiv i32 %x, -1328634635
463 %A = sdiv exact i32 %X, %Z
464 %B = sdiv exact i32 %Y, %Z
  /external/llvm/utils/vim/
llvm.vim 26 syn keyword llvmStatement sdiv udiv fdiv srem urem frem
  /external/llvm/include/llvm/ADT/
APSInt.h 102 *this = sdiv(RHS);
111 return IsUnsigned ? APSInt(udiv(RHS), true) : APSInt(sdiv(RHS), false);
  /external/llvm/test/CodeGen/ARM/
2010-06-21-LdStMultipleBug.ll 44 %iftmp.40.0.neg = sdiv i32 0, -2 ; <i32> [#uses=2]
50 %iftmp.41.0.neg = sdiv i32 %iftmp.41.0.in, -2 ; <i32> [#uses=3]
2007-05-14-RegScavengerAssert.ll 22 %tmp68 = sdiv i64 0, 0 ; <i64> [#uses=1]
  /external/llvm/test/CodeGen/X86/
2008-04-28-CoalescerBug.ll 99 %tmp13337 = sdiv i64 0, 0 ; <i64> [#uses=1]
112 %tmp13358 = sdiv i64 %tmp13354, %tmp13357 ; <i64> [#uses=1]
2007-11-30-LoadFolding-Bug.ll 24 %tmp22.i = sdiv i32 0, 2 ; <i32> [#uses=2]
  /external/llvm/test/Transforms/LICM/
sinking.ll 223 %tmp.6 = sdiv i32 %N, %N_addr.0.pn ; <i32> [#uses=1]
232 ; CHECK-NEXT: %tmp.6 = sdiv i32 %N, %N_addr.0.pn
  /external/clang/test/CodeGen/
vla.c 144 // CHECK-NEXT: [[T7:%.*]] = sdiv exact i32 [[T4]], [[T6]]
  /external/llvm/include/llvm/
Instruction.def 116 HANDLE_BINARY_INST(16, SDiv , BinaryOperator)
  /external/llvm/test/CodeGen/Mips/
mips64instrs.ll 91 %div = sdiv i64 %a, %b
  /external/llvm/test/Other/
lint.ll 32 %sd = sdiv i32 2, 0
  /external/llvm/test/Transforms/Inline/
2009-01-13-RecursiveInlineCrash.ll 151 %5 = sdiv i32 %size, 2 ; <i32> [#uses=1]
155 %9 = sdiv i32 %size, 2 ; <i32> [#uses=1]
160 %14 = sdiv i32 %size, 2 ; <i32> [#uses=1]
165 %19 = sdiv i32 %size, 2 ; <i32> [#uses=1]
  /external/llvm/unittests/ADT/
APIntTest.cpp 154 EXPECT_EQ(neg_one, one.sdiv(neg_one));
155 EXPECT_EQ(neg_one, neg_one.sdiv(one));
156 EXPECT_EQ(one, neg_one.sdiv(neg_one));
157 EXPECT_EQ(one, one.sdiv(one));
  /external/llvm/include/llvm/Support/
PatternMatch.h 333 inline BinaryOp_match<LHS, RHS, Instruction::SDiv>
335 return BinaryOp_match<LHS, RHS, Instruction::SDiv>(L, R);
436 /// m_IDiv - Matches UDiv and SDiv.
438 inline BinOp2_match<LHS, RHS, Instruction::SDiv, Instruction::UDiv>
440 return BinOp2_match<LHS, RHS, Instruction::SDiv, Instruction::UDiv>(L, R);
  /external/llvm/include/llvm/Analysis/
InstructionSimplify.h 45 /// SimplifySDivInst - Given operands for an SDiv, see if we can
  /external/llvm/utils/kate/
llvm.xml 127 <item> sdiv </item>
  /external/llvm/lib/CodeGen/SelectionDAG/
LegalizeVectorOps.cpp 15 // ISD::SDIV of type v2i64 on x86-32. The type is legal (for example, addition
16 // on a v2i64 is legal), but ISD::SDIV isn't legal, so we have to unroll the
171 case ISD::SDIV:
  /external/llvm/lib/VMCore/
Instruction.cpp 116 case SDiv: return "sdiv";
409 case SDiv:
  /external/llvm/lib/Analysis/
InstructionSimplify.cpp 803 /// SimplifyDiv - Given operands for an SDiv or UDiv, see if we can
    [all...]
  /external/llvm/lib/AsmParser/
LLLexer.cpp 431 /// Keyword sdiv, float, ...
617 INSTKEYWORD(udiv, UDiv); INSTKEYWORD(sdiv, SDiv); INSTKEYWORD(fdiv, FDiv);

Completed in 853 milliseconds

1 2 3 45 6 7 8 910