/external/llvm/test/CodeGen/X86/ |
2007-06-15-IntToMMX.ll | 1 ; RUN: llc < %s -march=x86-64 -mattr=+mmx | grep paddusw 8 %tmp7 = tail call x86_mmx @llvm.x86.mmx.paddus.w( x86_mmx %tmp2, x86_mmx %tmp3 ) ; <x86_mmx> [#uses=1] 10 tail call void @llvm.x86.mmx.emms( ) 14 declare x86_mmx @llvm.x86.mmx.paddus.w(x86_mmx, x86_mmx) 16 declare void @llvm.x86.mmx.emms()
|
mmx-shift.ll | 1 ; RUN: llc < %s -march=x86 -mattr=+mmx | grep psllq | grep 32 2 ; RUN: llc < %s -march=x86-64 -mattr=+mmx | grep psllq | grep 32 3 ; RUN: llc < %s -march=x86 -mattr=+mmx | grep psrad 4 ; RUN: llc < %s -march=x86-64 -mattr=+mmx | grep psrlw 9 %tmp6 = tail call x86_mmx @llvm.x86.mmx.pslli.q( x86_mmx %tmp, i32 32 ) ; <x86_mmx> [#uses=1] 14 declare x86_mmx @llvm.x86.mmx.pslli.q(x86_mmx, i32) nounwind readnone 18 %tmp7 = tail call x86_mmx @llvm.x86.mmx.psra.d( x86_mmx %mm1, x86_mmx %mm2 ) nounwind readnone ; <x86_mmx> [#uses=1] 23 declare x86_mmx @llvm.x86.mmx.psra.d(x86_mmx, x86_mmx) nounwind readnone 27 %tmp8 = tail call x86_mmx @llvm.x86.mmx.psrli.w( x86_mmx %mm1, i32 %bits ) nounwind readnone ; <x86_mmx> [#uses=1] 32 declare x86_mmx @llvm.x86.mmx.psrli.w(x86_mmx, i32) nounwind readnone [all...] |
avx-intrinsics-x86_64.ll | 1 ; RUN: llc < %s -mtriple=x86_64-apple-darwin -march=x86-64 -mcpu=corei7 -mattr=avx | FileCheck %s 5 %res = call i64 @llvm.x86.sse2.cvtsd2si64(<2 x double> %a0) ; <i64> [#uses=1] 8 declare i64 @llvm.x86.sse2.cvtsd2si64(<2 x double>) nounwind readnone 13 %res = call <2 x double> @llvm.x86.sse2.cvtsi642sd(<2 x double> %a0, i64 %a1) ; <<2 x double>> [#uses=1] 16 declare <2 x double> @llvm.x86.sse2.cvtsi642sd(<2 x double>, i64) nounwind readnone 21 %res = call i64 @llvm.x86.sse2.cvttsd2si64(<2 x double> %a0) ; <i64> [#uses=1] 24 declare i64 @llvm.x86.sse2.cvttsd2si64(<2 x double>) nounwind readnone 29 %res = call i64 @llvm.x86.sse.cvtss2si64(<4 x float> %a0) ; <i64> [#uses=1] 32 declare i64 @llvm.x86.sse.cvtss2si64(<4 x float>) nounwind readnone 37 %res = call <4 x float> @llvm.x86.sse.cvtsi642ss(<4 x float> %a0, i64 %a1) ; <<4 x float>> [#uses=1 [all...] |
mmx-bitcast-to-i64.ll | 1 ; RUN: llc < %s -march=x86-64 | grep movd | count 4 5 %u = tail call x86_mmx @llvm.x86.mmx.padd.q(x86_mmx %t, x86_mmx %t) 11 %u = tail call x86_mmx @llvm.x86.mmx.padd.d(x86_mmx %t, x86_mmx %t) 17 %u = tail call x86_mmx @llvm.x86.mmx.padd.w(x86_mmx %t, x86_mmx %t) 23 %u = tail call x86_mmx @llvm.x86.mmx.padd.b(x86_mmx %t, x86_mmx %t) 28 declare x86_mmx @llvm.x86.mmx.padd.b(x86_mmx, x86_mmx) 29 declare x86_mmx @llvm.x86.mmx.padd.w(x86_mmx, x86_mmx) 30 declare x86_mmx @llvm.x86.mmx.padd.d(x86_mmx, x86_mmx) 31 declare x86_mmx @llvm.x86.mmx.padd.q(x86_mmx, x86_mmx)
|
2004-02-13-FrameReturnAddress.ll | 1 ; RUN: llc < %s -march=x86 | grep {(%esp} 2 ; RUN: llc < %s -march=x86 | grep {pushl %ebp} | count 1 3 ; RUN: llc < %s -march=x86 | grep {popl %ebp} | count 1
|
2008-05-22-FoldUnalignedLoad.ll | 1 ; RUN: llc < %s -march=x86 -mattr=+sse2 | grep movups | count 2 6 %inv = call <4 x float> @llvm.x86.sse.rcp.ps(<4 x float> %tmp2) 11 declare <4 x float> @llvm.x86.sse.rcp.ps(<4 x float>)
|
2009-08-02-mmx-scalar-to-vector.ll | 1 ; RUN: llc < %s -march=x86-64 3 declare x86_mmx @llvm.x86.mmx.pslli.q(x86_mmx, i32) 9 %t2 = tail call x86_mmx @llvm.x86.mmx.pslli.q(x86_mmx %t0, i32 48)
|
imul-lea-2.ll | 1 ; RUN: llc < %s -march=x86-64 | grep lea | count 3 2 ; RUN: llc < %s -march=x86-64 | grep shl | count 1 3 ; RUN: llc < %s -march=x86-64 | not grep imul
|
long-setcc.ll | 1 ; RUN: llc < %s -march=x86 | grep cmp | count 1 2 ; RUN: llc < %s -march=x86 | grep shr | count 1 3 ; RUN: llc < %s -march=x86 | grep xor | count 1
|
vec_set-C.ll | 1 ; RUN: llc < %s -march=x86 -mtriple=i386-linux-gnu -mattr=+sse2 | grep movq 2 ; RUN: llc < %s -march=x86 -mtriple=i386-linux-gnu -mattr=+sse2 | grep mov | count 1 3 ; RUN: llc < %s -march=x86-64 -mtriple=x86_64-pc-linux -mattr=+sse2 | grep movd
|
2003-11-03-GlobalBool.ll | 1 ; RUN: llc < %s -march=x86 | \
|
2004-04-13-FPCMOV-Crash.ll | 1 ; RUN: llc < %s -march=x86
|
/ndk/build/tools/toolchain-patches/gdb/ |
0003-Fix-missing-files-checking-in-gdbserver-7.1.x.patch | 1 diff --git a/gdb-7.1.x/gdb/gdbserver/linux-x86-low.c b/gdb-7.1.x/gdb/gdbserver/linux-x86-low.c 3 --- a/gdb-7.1.x/gdb/gdbserver/linux-x86-low.c 4 +++ b/gdb-7.1.x/gdb/gdbserver/linux-x86-low.c 6 /* Defined in auto-generated file reg-x86-64-linux.c. */
|
/external/valgrind/main/VEX/auxprogs/ |
genoffsets.c | 81 // x86 82 GENOFFSET(X86,x86,EAX); 83 GENOFFSET(X86,x86,EBX); 84 GENOFFSET(X86,x86,ECX); 85 GENOFFSET(X86,x86,EDX); 86 GENOFFSET(X86,x86,ESI) [all...] |
/external/llvm/lib/Target/X86/InstPrinter/ |
X86InstComments.cpp | 10 // This defines functionality used to emit comments about X86 instructions to 26 /// EmitAnyX86InstComments - This function decodes x86 instructions and prints 36 case X86::INSERTPSrr: 42 case X86::MOVLHPSrr: 48 case X86::MOVHLPSrr: 54 case X86::PSHUFDri: 57 case X86::PSHUFDmi: 63 case X86::PSHUFHWri: 66 case X86::PSHUFHWmi: 71 case X86::PSHUFLWri [all...] |
/external/clang/test/CodeGenObjC/ |
objc2-weak-import-attribute.m | 1 // RUN: %clang_cc1 -triple x86_64-apple-darwin10 -emit-llvm -o - %s | FileCheck -check-prefix=CHECK-X86-64 %s 31 // CHECK-X86-64: OBJC_METACLASS_$_WeakRootClass" = extern_weak global 32 // CHECK-X86-64: OBJC_METACLASS_$_WeakClass" = extern_weak global 33 // CHECK-X86-64: OBJC_CLASS_$_WeakClass" = extern_weak global 34 // CHECK-X86-64: OBJC_CLASS_$_WeakClass1" = extern_weak global 35 // CHECK-X86-64: OBJC_CLASS_$_WeakClass3" = extern_weak global 48 // CHECK-NOT-X86-64: OBJC_METACLASS_$_Root" = extern_weak global
|
stand-alone-implementation.m | 1 // RUN: %clang_cc1 -triple x86_64-apple-darwin10 -emit-llvm -o - %s | FileCheck -check-prefix=CHECK-X86-64 %s 14 // CHECK-X86-64: @"OBJC_IVAR_$_INTFSTANDALONE.IVAR1" 15 // CHECK-X86-64: @"OBJC_IVAR_$_INTFSTANDALONE.IVAR2"
|
variadic-sends.m | 1 // RUN: %clang_cc1 -triple i386-unknown-unknown -fobjc-fragile-abi -emit-llvm -o - %s | FileCheck -check-prefix=CHECK-X86-32 %s 2 // RUN: %clang_cc1 -triple x86_64-unknown-unknown -fobjc-fragile-abi -emit-llvm -o - %s | FileCheck -check-prefix=CHECK-X86-64 %s 11 // CHECK-X86-32: call void bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*)*) 12 // CHECK-X86-64: call void bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*)*) 17 // CHECK-X86-32: call void bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*, i32)*) 18 // CHECK-X86-64: call void bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*, i32)*) 23 // CHECK-X86-32: call void (i8*, i8*, i32, i32, ...)* bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*, i32, i32, ...)*) 24 // CHECK-X86-64: call void (i8*, i8*, i32, i32, ...)* bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*, i32, i32, ...)*) 31 // CHECK-X86-32: call void bitcast (i8* (%struct._objc_super*, i8*, ...)* @objc_msgSendSuper to void (%struct._objc_super*, i8*, i32)*) 32 // CHECK-X86-64: call void bitcast (i8* (%struct._objc_super*, i8*, ...)* @objc_msgSendSuper to void (%struct._ (…) [all...] |
/external/llvm/lib/Target/X86/TargetInfo/ |
X86TargetInfo.cpp | 1 //===-- X86TargetInfo.cpp - X86 Target Implementation ---------------------===// 10 #include "X86.h" 18 RegisterTarget<Triple::x86, /*HasJIT=*/true> 19 X(TheX86_32Target, "x86", "32-bit X86: Pentium-Pro and above"); 22 Y(TheX86_64Target, "x86-64", "64-bit X86: EM64T and AMD64");
|
/external/llvm/test/Object/ |
objdump-trivial-object.test | 3 RUN: llvm-objdump -d %p/TestObjectFiles/trivial-object-test.coff-x86-64 \ 4 RUN: | FileCheck %s -check-prefix COFF-x86-64 7 RUN: llvm-objdump -d %p/TestObjectFiles/trivial-object-test.elf-x86-64 \ 8 RUN: | FileCheck %s -check-prefix ELF-x86-64 21 COFF-x86-64: file format COFF-x86-64 22 COFF-x86-64: Disassembly of section .text: 23 COFF-x86-64: 0: 48 83 ec 28 subq $40, %rsp 24 COFF-x86-64: 4: c7 44 24 24 00 00 00 00 movl $0, 36(%rsp) 25 COFF-x86-64: c: 48 8d 0d 00 00 00 00 leaq (%rip), %rc [all...] |
/external/llvm/test/Transforms/InstCombine/ |
x86-crc32-demanded.ll | 9 ; CHECK: tail call i64 @llvm.x86.sse42.crc32.64.64 12 %0 = tail call i64 @llvm.x86.sse42.crc32.64.64(i64 0, i64 4) nounwind 17 declare i64 @llvm.x86.sse42.crc32.64.64(i64, i64) nounwind readnone
|
/external/valgrind/main/memcheck/tests/x86/ |
xor-undef-x86.stderr.exp | 2 at 0x........: main (xor-undef-x86.c:17) 5 at 0x........: main (xor-undef-x86.c:38) 8 at 0x........: main (xor-undef-x86.c:67)
|
/development/sdk/ |
images_x86_source.properties | 6 SystemImage.Abi=x86
|
/external/kernel-headers/original/asm-x86/ |
auxvec.h | 5 * for more of them, start the x86-specific ones at 32.
|
rwlock.h | 7 /* Actual code is in asm/spinlock.h or in arch/x86/lib/rwlock.S */
|