Home | History | Annotate | Download | only in ARM

Lines Matching refs:VECTOR_SHUFFLE

119   setOperationAction(ISD::VECTOR_SHUFFLE, VT.getSimpleVT(), Custom);
516 setTargetDAGCombine(ISD::VECTOR_SHUFFLE);
3791 /// "vector_shuffle v, v", i.e., "vector_shuffle v, undef".
3831 /// "vector_shuffle v, v", i.e., "vector_shuffle v, undef".
3882 /// "vector_shuffle v, v", i.e., "vector_shuffle v, undef".
4184 /// support *some* VECTOR_SHUFFLE operations, those with specific masks.
4185 /// By default, if a target supports the VECTOR_SHUFFLE node, all mask values
4977 case ISD::VECTOR_SHUFFLE: return LowerVECTOR_SHUFFLE(Op, DAG);
7198 /// ISD::VECTOR_SHUFFLE.
7201 // length to match the operand vector length, but ISD::VECTOR_SHUFFLE does
7202 // have that requirement. When translating to ISD::VECTOR_SHUFFLE, if the
8045 case ISD::VECTOR_SHUFFLE: return PerformVECTOR_SHUFFLECombine(N, DCI.DAG);