Home | History | Annotate | Download | only in ARM

Lines Matching refs:isSEXTLoad

4549   if (N->getOpcode() == ISD::SIGN_EXTEND || ISD::isSEXTLoad(N))
8321 bool isSEXTLoad, SDValue &Base,
8327 if (VT == MVT::i16 || ((VT == MVT::i8 || VT == MVT::i1) && isSEXTLoad)) {
8380 bool isSEXTLoad, SDValue &Base,
8417 bool isSEXTLoad = false;
8421 isSEXTLoad = LD->getExtensionType() == ISD::SEXTLOAD;
8431 isLegal = getT2IndexedAddressParts(Ptr.getNode(), VT, isSEXTLoad, Base,
8434 isLegal = getARMIndexedAddressParts(Ptr.getNode(), VT, isSEXTLoad, Base,
8456 bool isSEXTLoad = false;
8460 isSEXTLoad = LD->getExtensionType() == ISD::SEXTLOAD;
8470 isLegal = getT2IndexedAddressParts(Op, VT, isSEXTLoad, Base, Offset,
8473 isLegal = getARMIndexedAddressParts(Op, VT, isSEXTLoad, Base, Offset,