Home | History | Annotate | Download | only in hammer

Lines Matching refs:x04

21 	0x04 (E)xclusive cache state
28 0x04 (E)xclusive cache state from L2
35 0x04 Store pipe ops
42 0x04 SS register
53 0x04 NTA
57 0x04 Combined packed SSE & SSE2 instructions
62 0x04 With low op in position 2
66 0x04 SSE reclass microfaults
71 0x04 Page conflict
75 0x04 Write to read turnaround
79 0x04 DRAM controller interface bypass
84 0x04 Posted write byte
92 0x04 Probe hit dirty without memory cancel
100 0x04 Buffer release sent
105 0x04 TLB fill (page table walk)
111 0x04 TLB page table walk
118 0x04 GART miss
120 0x04 32-byte Sized Writes (RevD and later)
157 0x04 Read Block (Dcache load miss refill)
171 0x04 Shared
177 name:locked_ops type:bitmask default:0x04
180 0x04 The number of cycles spent in non-speculative phase (including cache miss penalty)
184 0x04 Number of clocks when die temperature is higher than the software high temperature threshold (RevF)