HomeSort by relevance Sort by last modified time
    Searched refs:ValueVT (Results 1 - 2 of 2) sorted by null

  /external/llvm/lib/CodeGen/SelectionDAG/
SelectionDAGBuilder.cpp 90 EVT PartVT, EVT ValueVT);
94 /// larger then ValueVT then AssertOp can be used to specify whether the extra
95 /// bits are known to be zero (ISD::AssertZext) or sign extended from ValueVT
99 unsigned NumParts, EVT PartVT, EVT ValueVT,
101 if (ValueVT.isVector())
102 return getCopyFromPartsVector(DAG, DL, Parts, NumParts, PartVT, ValueVT);
110 if (ValueVT.isInteger()) {
112 unsigned ValueBits = ValueVT.getSizeInBits();
119 ValueVT : EVT::getIntegerVT(*DAG.getContext(), RoundBits);
160 assert(ValueVT == EVT(MVT::ppcf128) && PartVT == EVT(MVT::f64) &
    [all...]
FunctionLoweringInfo.cpp 225 EVT ValueVT = ValueVTs[Value];
226 EVT RegisterVT = TLI.getRegisterType(Ty->getContext(), ValueVT);
228 unsigned NumRegs = TLI.getNumRegisters(Ty->getContext(), ValueVT);

Completed in 238 milliseconds