/external/kernel-headers/original/asm-arm/ |
fpstate.h | 69 struct iwmmxt_struct iwmmxt; member in union:fp_state
|
/external/qemu/target-arm/ |
iwmmxt_helper.c | 2 * iwMMXt micro operations for XScale. 29 /* iwMMXt macros extracted from GNU gdb. */ 172 env->iwmmxt.cregs[ARM_IWMMXT_wCASF] = \ 186 env->iwmmxt.cregs[ARM_IWMMXT_wCASF] = \ 196 env->iwmmxt.cregs[ARM_IWMMXT_wCASF] = \ 207 env->iwmmxt.cregs[ARM_IWMMXT_wCASF] = \ 217 env->iwmmxt.cregs[ARM_IWMMXT_wCASF] = \ 224 env->iwmmxt.cregs[ARM_IWMMXT_wCASF] = NZBIT64(x >> 0); \ 234 env->iwmmxt.cregs[ARM_IWMMXT_wCASF] = \ 244 env->iwmmxt.cregs[ARM_IWMMXT_wCASF] = [all...] |
machine.c | 91 qemu_put_be64(f, env->iwmmxt.regs[i]); 94 qemu_put_be32(f, env->iwmmxt.cregs[i]); 207 env->iwmmxt.regs[i] = qemu_get_be64(f); 210 env->iwmmxt.cregs[i] = qemu_get_be32(f);
|
cpu.h | 214 /* iwMMXt coprocessor state. */ 220 } iwmmxt; member in struct:CPUARMState 355 /* iwMMXt coprocessor control registers. */ 369 ARM_FEATURE_IWMMXT, /* Intel iwMMXt extension. */
|
translate.c | 1166 tcg_gen_ld_i64(var, cpu_env, offsetof(CPUState, iwmmxt.regs[reg])); 1171 tcg_gen_st_i64(var, cpu_env, offsetof(CPUState, iwmmxt.regs[reg])); 1177 tcg_gen_ld_i32(var, cpu_env, offsetof(CPUState, iwmmxt.cregs[reg])); 1183 tcg_gen_st_i32(var, cpu_env, offsetof(CPUState, iwmmxt.cregs[reg])); [all...] |
helper.c | 246 env->iwmmxt.cregs[ARM_IWMMXT_wCID] = 0x69051000 | 'Q'; [all...] |
/external/libvpx/build/make/ |
configure.sh | 596 arm*|iwmmxt*) enable arm;; 638 arm*|iwmmxt*) 644 enabled iwmmxt2 && soft_enable iwmmxt 645 enabled iwmmxt && soft_enable armv5te 651 if enabled iwmmxt || enabled iwmmxt2 653 CROSS=${CROSS:-arm-iwmmxt-linux-gnueabi-} 665 if enabled iwmmxt || enabled iwmmxt2
|