HomeSort by relevance Sort by last modified time
    Searched refs:lowReg (Results 1 - 14 of 14) sorted by null

  /dalvik/vm/compiler/codegen/arm/Thumb/
Ralloc.cpp 33 int lowReg;
35 lowReg = dvmCompilerAllocTemp(cUnit);
37 res = (lowReg & 0xff) | ((highReg & 0xff) << 8);
Gen.cpp 91 opRegRegImm(cUnit, kOpAdd, rlResult.lowReg,
92 rlSrc.lowReg, 0x80000000);
104 genRegCopy(cUnit, rlResult.lowReg, rlSrc.lowReg);
138 opRegReg(cUnit, firstOp, rlResult.lowReg, rlSrc2.lowReg);
145 opRegReg(cUnit, firstOp, rlSrc1.lowReg, rlResult.lowReg);
148 dvmCompilerClobber(cUnit, rlResult.lowReg);
150 dvmCompilerClobber(cUnit, rlSrc1.lowReg);
    [all...]
Factory.cpp 27 static void storePair(CompilationUnit *cUnit, int base, int lowReg,
29 static void loadPair(CompilationUnit *cUnit, int base, int lowReg, int highReg);
53 int tDest = LOWREG(rDest) ? rDest : dvmCompilerAllocTemp(cUnit);
223 if (LOWREG(rDestSrc1) && shortForm) {
225 } else if (LOWREG(rDestSrc1)) {
398 if (LOWREG(rDestSrc1) && LOWREG(rSrc2))
400 else if (!LOWREG(rDestSrc1) && !LOWREG(rSrc2))
402 else if (LOWREG(rDestSrc1)
    [all...]
  /dalvik/vm/compiler/codegen/arm/Thumb2/
Ralloc.cpp 36 int lowReg;
44 lowReg = dvmCompilerAllocTempDouble(cUnit);
45 highReg = lowReg + 1;
47 lowReg = dvmCompilerAllocTemp(cUnit);
50 res = (lowReg & 0xff) | ((highReg & 0xff) << 8);
Gen.cpp 82 newLIR2(cUnit, kThumb2Vnegs, rlResult.lowReg, rlSrc.lowReg);
92 newLIR2(cUnit, kThumb2Vnegd, S2D(rlResult.lowReg, rlResult.highReg),
93 S2D(rlSrc.lowReg, rlSrc.highReg));
113 newLIR3(cUnit, kThumb2MulRRR, tmp1, rlSrc2.lowReg, rlSrc1.highReg);
114 newLIR4(cUnit, kThumb2Umull, resLo, resHi, rlSrc2.lowReg, rlSrc1.lowReg);
115 newLIR4(cUnit, kThumb2Mla, tmp1, rlSrc1.lowReg, rlSrc2.highReg, tmp1);
120 rlResult.lowReg = resLo;
133 opRegRegReg(cUnit, firstOp, rlResult.lowReg, rlSrc1.lowReg, rlSrc2.lowReg)
    [all...]
Factory.cpp 147 if (LOWREG(rDest) && (value >= 0) && (value <= 255)) {
302 bool thumbForm = ((shift == 0) && LOWREG(rDestSrc1) && LOWREG(rSrc2));
321 else if ((shift == 0) && !LOWREG(rDestSrc1) && !LOWREG(rSrc2))
323 else if ((shift == 0) && LOWREG(rDestSrc1))
335 if (LOWREG(rDestSrc1) && LOWREG(rSrc2))
337 else if (!LOWREG(rDestSrc1) && !LOWREG(rSrc2)
    [all...]
  /dalvik/vm/compiler/codegen/
CodegenFactory.cpp 58 genRegCopy(cUnit, reg1, rlSrc.lowReg);
91 genRegCopyWide(cUnit, regLo, regHi, rlSrc.lowReg, rlSrc.highReg);
124 loadValueDirect(cUnit, rlSrc, rlSrc.lowReg);
126 dvmCompilerMarkLive(cUnit, rlSrc.lowReg, rlSrc.sRegLow);
129 rlSrc.lowReg);
131 dvmCompilerClobber(cUnit, rlSrc.lowReg);
147 if (dvmCompilerIsLive(cUnit, rlSrc.lowReg) ||
151 genRegCopy(cUnit, rlDest.lowReg, rlSrc.lowReg);
154 rlDest.lowReg = rlSrc.lowReg
    [all...]
RallocUtil.cpp 469 RegisterInfo *p = getRegInfo(cUnit, rl.lowReg);
485 RegisterInfo *p = getRegInfo(cUnit, rl.lowReg);
496 RegisterInfo *infoLo = getRegInfo(cUnit, rl.lowReg);
527 RegisterInfo *p = getRegInfo(cUnit, rl.lowReg);
532 dvmCompilerResetDef(cUnit, rl.lowReg);
539 RegisterInfo *p = getRegInfo(cUnit, rl.lowReg);
544 dvmCompilerResetDef(cUnit, rl.lowReg);
632 extern void dvmCompilerMarkPair(CompilationUnit *cUnit, int lowReg, int highReg)
634 RegisterInfo *infoLo = getRegInfo(cUnit, lowReg);
638 infoHi->partner = lowReg;
    [all...]
Ralloc.h 98 extern void dvmCompilerMarkPair(CompilationUnit *cUnit, int lowReg,
  /dalvik/vm/compiler/codegen/arm/FP/
Thumb2VFP.cpp 57 newLIR3(cUnit, (ArmOpcode)op, rlResult.lowReg, rlSrc1.lowReg,
58 rlSrc2.lowReg);
104 newLIR3(cUnit, (ArmOpcode)op, S2D(rlResult.lowReg, rlResult.highReg),
105 S2D(rlSrc1.lowReg, rlSrc1.highReg),
106 S2D(rlSrc2.lowReg, rlSrc2.highReg));
164 srcReg = S2D(rlSrc.lowReg, rlSrc.highReg);
168 srcReg = rlSrc.lowReg;
173 newLIR2(cUnit, (ArmOpcode)op, S2D(rlResult.lowReg, rlResult.highReg),
179 newLIR2(cUnit, (ArmOpcode)op, rlResult.lowReg, srcReg)
    [all...]
ThumbVFP.cpp 34 dvmCompilerFlushRegWide(cUnit, rlSrc.lowReg, rlSrc.highReg);
36 dvmCompilerFlushReg(cUnit, rlSrc.lowReg);
105 dvmCompilerClobber(cUnit, rlDest.lowReg);
148 dvmCompilerClobber(cUnit, rlDest.lowReg);
222 dvmCompilerClobber(cUnit, rlDest.lowReg);
  /dalvik/vm/compiler/codegen/arm/
ArmRallocUtil.cpp 83 dvmCompilerMarkPair(cUnit, res.lowReg, res.highReg);
90 res.lowReg = r2;
96 dvmCompilerMarkPair(cUnit, res.lowReg, res.highReg);
111 res.lowReg = r1;
CodegenDriver.cpp 311 genNullCheck(cUnit, rlObj.sRegLow, rlObj.lowReg, mir->offset,
313 opRegRegImm(cUnit, kOpAdd, regPtr, rlObj.lowReg, fieldOffset);
317 loadPair(cUnit, regPtr, rlResult.lowReg, rlResult.highReg);
332 genNullCheck(cUnit, rlObj.sRegLow, rlObj.lowReg, mir->offset,
335 opRegRegImm(cUnit, kOpAdd, regPtr, rlObj.lowReg, fieldOffset);
338 storePair(cUnit, regPtr, rlSrc.lowReg, rlSrc.highReg);
357 genNullCheck(cUnit, rlObj.sRegLow, rlObj.lowReg, mir->offset,
361 loadBaseDisp(cUnit, mir, rlObj.lowReg, fieldOffset, rlResult.lowReg,
383 genNullCheck(cUnit, rlObj.sRegLow, rlObj.lowReg, mir->offset
    [all...]
  /dalvik/vm/compiler/
CompilerIR.h 39 u1 lowReg:6; // First physical register

Completed in 153 milliseconds