Home | History | Annotate | Download | only in analysis

Lines Matching refs:idx

48     for (u4 idx = 0; idx < vdata->insnsSize; ) {
49 widths[idx] = insnWidth;
50 insnWidth = dvmInsnGetWidth(vdata->insnFlags, idx);
51 idx += insnWidth;
121 for (u4 idx = 0; idx < vdata->insnsSize; idx++) {
122 VfyBasicBlock* block = vdata->basicBlocks[idx];
423 unsigned int idx;
424 for (idx = 0; idx < decInsn.vA; idx++) {
425 GEN(workBits, decInsn.arg[idx]);
438 unsigned int idx;
439 for (idx = 0; idx < decInsn.vA; idx++) {
440 GEN(workBits, decInsn.vC + idx);
755 unsigned int idx;
756 for (idx = startAddress; idx < endAddress; idx++) {
757 BitVector* liveRegs = vdata->registerLines[idx].liveRegs;
807 unsigned int idx;
817 for (idx = 0; idx < insnRegCount; idx++) {
818 char ch = dvmIsBitSet(workBits, idx) ? '+' : '-';
819 regChars[1 + idx + (idx/4)] = ch;