Home | History | Annotate | Download | only in ARM

Lines Matching refs:BITCAST

729     setOperationAction(ISD::BITCAST, MVT::i64, Custom);
1235 Val = DAG.getNode(ISD::BITCAST, dl, VA.getValVT(), Val);
1365 Arg = DAG.getNode(ISD::BITCAST, dl, VA.getLocVT(), Arg);
1889 Arg = DAG.getNode(ISD::BITCAST, dl, VA.getLocVT(), Arg);
1976 } else if (Copy->getOpcode() == ISD::BITCAST) {
2653 ArgValue = DAG.getNode(ISD::BITCAST, dl, VA.getValVT(), ArgValue);
3151 return DAG.getNode(ISD::BITCAST, dl, MVT::i32, Op);
3205 Op = DAG.getNode(ISD::BITCAST, dl, MVT::f32, Op.getOperand(0));
3216 bool InGPR = Tmp0.getOpcode() == ISD::BITCAST ||
3228 DAG.getNode(ISD::BITCAST, dl, OpVT, Mask),
3236 DAG.getNode(ISD::BITCAST, dl, OpVT, Tmp1),
3240 DAG.getNode(ISD::BITCAST, dl, MVT::v1i64, Tmp1),
3242 Tmp0 = DAG.getNode(ISD::BITCAST, dl, OpVT, Tmp0);
3243 Tmp1 = DAG.getNode(ISD::BITCAST, dl, OpVT, Tmp1);
3249 DAG.getNode(ISD::BITCAST, dl, OpVT, AllOnes));
3255 Res = DAG.getNode(ISD::BITCAST, dl, MVT::v2f32, Res);
3259 Res = DAG.getNode(ISD::BITCAST, dl, MVT::f64, Res);
3265 // Bitcast operand 1 to i32.
3269 Tmp1 = DAG.getNode(ISD::BITCAST, dl, MVT::i32, Tmp1);
3277 DAG.getNode(ISD::BITCAST, dl, MVT::i32, Tmp0), Mask2);
3278 return DAG.getNode(ISD::BITCAST, dl, MVT::f32,
3352 return DAG.getNode(ISD::BITCAST, dl, DstVT,
3379 return DAG.getNode(ISD::BITCAST, dl, VT, Vmov);
3632 if (AndOp.getNode() && AndOp.getOpcode() == ISD::BITCAST)
3637 Op0 = DAG.getNode(ISD::BITCAST, dl, VT, AndOp.getOperand(0));
3638 Op1 = DAG.getNode(ISD::BITCAST, dl, VT, AndOp.getOperand(1));
3852 SDValue VecFConstant = DAG.getNode(ISD::BITCAST, DL, MVT::v2f32,
3864 SDValue VecFConstant = DAG.getNode(ISD::BITCAST, DL, MVT::v2f32,
4114 return DAG.getNode(ISD::BITCAST, dl, VT, Vmov);
4125 return DAG.getNode(ISD::BITCAST, dl, VT, Vmov);
4176 Ops.push_back(DAG.getNode(ISD::BITCAST, dl, MVT::i32,
4182 return DAG.getNode(ISD::BITCAST, dl, VT, Val);
4212 Ops.push_back(DAG.getNode(ISD::BITCAST, dl, EltVT, Op.getOperand(i)));
4214 return DAG.getNode(ISD::BITCAST, dl, VT, Val);
4620 V1 = DAG.getNode(ISD::BITCAST, dl, VecVT, V1);
4621 V2 = DAG.getNode(ISD::BITCAST, dl, VecVT, V2);
4633 return DAG.getNode(ISD::BITCAST, dl, VT, Val);
4681 DAG.getNode(ISD::BITCAST, dl, MVT::f64, Op0),
4685 DAG.getNode(ISD::BITCAST, dl, MVT::f64, Op1),
4687 return DAG.getNode(ISD::BITCAST, dl, Op.getValueType(), Val);
4695 // A v2i64 BUILD_VECTOR will have been legalized to a BITCAST from v4i32.
4697 if (VT == MVT::v2i64 && N->getOpcode() == ISD::BITCAST) {
4775 // have been legalized as a BITCAST from v4i32.
4776 if (N->getOpcode() == ISD::BITCAST) {
4891 DAG.getNode(ISD::BITCAST, DL, Op1VT, N00), Op1),
4893 DAG.getNode(ISD::BITCAST, DL, Op1VT, N01), Op1));
4914 X = DAG.getNode(ISD::BITCAST, dl, MVT::v4i32, X);
4918 X = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, X);
4950 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4i32, N0);
4954 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, N0);
5059 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4i32, N0);
5063 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, N0);
5165 case ISD::BITCAST: return ExpandBITCAST(Op.getNode(), DAG);
5202 case ISD::BITCAST:
7041 DAG.getNode(ISD::BITCAST, dl, VbicVT, N->getOperand(0));
7043 return DAG.getNode(ISD::BITCAST, dl, VT, Vbic);
7084 DAG.getNode(ISD::BITCAST, dl, VorrVT, N->getOperand(0));
7086 return DAG.getNode(ISD::BITCAST, dl, VT, Vorr);
7124 return DAG.getNode(ISD::BITCAST, dl, VT, Result);
7336 if (Op0.getOpcode() == ISD::BITCAST)
7338 if (Op1.getOpcode() == ISD::BITCAST)
7343 return DAG.getNode(ISD::BITCAST, N->getDebugLoc(),
7386 SDValue WideVec = DAG.getNode(ISD::BITCAST, DL, WideVecVT, StVal);
7411 // Bitcast the original vector into a vector of store-size units
7415 SDValue ShuffWide = DAG.getNode(ISD::BITCAST, DL, StoreVecVT, Shuff);
7465 // Bitcast an i64 store extracted from a vector to f64.
7472 SDValue Vec = DAG.getNode(ISD::BITCAST, dl, FloatVT, IntVec);
7476 SDValue V = DAG.getNode(ISD::BITCAST, dl, MVT::i64, ExtElt);
7488 /// are normal, non-volatile loads. If so, it is profitable to bitcast an
7525 SDValue V = DAG.getNode(ISD::BITCAST, dl, MVT::f64, N->getOperand(i));
7527 // Make the DAGCombiner fold the bitcast.
7532 return DAG.getNode(ISD::BITCAST, dl, VT, BV);
7539 // Bitcast an i64 load inserted into a vector to f64.
7551 SDValue Vec = DAG.getNode(ISD::BITCAST, dl, FloatVT, N->getOperand(0));
7552 SDValue V = DAG.getNode(ISD::BITCAST, dl, MVT::f64, N->getOperand(1));
7558 return DAG.getNode(ISD::BITCAST, dl, VT, InsElt);
7840 while (Op.getOpcode() == ISD::BITCAST)
7856 return DCI.DAG.getNode(ISD::BITCAST, N->getDebugLoc(), VT, Op);
7962 while (Op.getOpcode() == ISD::BITCAST)