Home | History | Annotate | Download | only in ARM

Lines Matching refs:CONCAT_VECTORS

122   setOperationAction(ISD::CONCAT_VECTORS, VT.getSimpleVT(), Legal);
4671 // The only time a CONCAT_VECTORS operation can have legal types is when
4674 "unexpected CONCAT_VECTORS");
4988 N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v8i16, N0, N2);
5023 N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v8i16, N0, N2);
5179 case ISD::CONCAT_VECTORS: return LowerCONCAT_VECTORS(Op, DAG);
7576 if (Op0.getOpcode() != ISD::CONCAT_VECTORS ||
7577 Op1.getOpcode() != ISD::CONCAT_VECTORS ||
7594 SDValue NewConcat = DAG.getNode(ISD::CONCAT_VECTORS, N->getDebugLoc(), VT,