Home | History | Annotate | Download | only in ARM

Lines Matching refs:EXTRACT_VECTOR_ELT

108   setOperationAction(ISD::EXTRACT_VECTOR_ELT, VT.getSimpleVT(), Custom);
1372 SDValue Op0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f64, Arg,
1374 SDValue Op1 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f64, Arg,
1896 SDValue Half = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f64, Arg,
1910 Arg = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f64, Arg,
3256 Res = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f32, Res,
3839 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, MVT::f32, VecConstant,
3854 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, MVT::f32, VecFConstant,
3866 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, MVT::f32, VecFConstant,
4236 else if (V.getOpcode() != ISD::EXTRACT_VECTOR_ELT) {
4244 // promotes the return type of EXTRACT_VECTOR_ELT).
4627 Ops.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltVT,
4655 // EXTRACT_VECTOR_ELT is legal only for immediate indexes.
5178 case ISD::EXTRACT_VECTOR_ELT: return LowerEXTRACT_VECTOR_ELT(Op, DAG);
6734 if (N0->getOperand(0)->getOpcode() != ISD::EXTRACT_VECTOR_ELT)
6744 if (N0->getOperand(i)->getOpcode() == ISD::EXTRACT_VECTOR_ELT
6745 && N1->getOperand(i)->getOpcode() == ISD::EXTRACT_VECTOR_ELT) {
7424 SDValue SubVec = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL,
7462 StVal.getNode()->getOpcode() != ISD::EXTRACT_VECTOR_ELT)
7473 SDValue ExtElt = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f64,
8226 if (ST->hasNEON() && N0.getOpcode() == ISD::EXTRACT_VECTOR_ELT) {