Home | History | Annotate | Download | only in ARM

Lines Matching refs:RegsToPass

1262                                          RegsToPassVector &RegsToPass,
1270 RegsToPass.push_back(std::make_pair(VA.getLocReg(), fmrrd));
1273 RegsToPass.push_back(std::make_pair(NextVA.getLocReg(), fmrrd.getValue(1)));
1338 RegsToPassVector RegsToPass;
1377 PassF64ArgInRegs(dl, DAG, Chain, Op0, RegsToPass,
1382 PassF64ArgInRegs(dl, DAG, Chain, Op1, RegsToPass,
1391 PassF64ArgInRegs(dl, DAG, Chain, Arg, RegsToPass, VA, ArgLocs[++i],
1395 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
1412 RegsToPass.push_back(std::make_pair(j, Load));
1451 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) {
1452 Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first,
1453 RegsToPass[i].second, InFlag);
1468 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) {
1469 Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first,
1470 RegsToPass[i].second, InFlag);
1609 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i)
1610 Ops.push_back(DAG.getRegister(RegsToPass[i].first,
1611 RegsToPass[i].second.getValueType()));