Home | History | Annotate | Download | only in ARM

Lines Matching refs:VECTOR_SHUFFLE

121   setOperationAction(ISD::VECTOR_SHUFFLE, VT.getSimpleVT(), Custom);
555 setTargetDAGCombine(ISD::VECTOR_SHUFFLE);
3962 /// "vector_shuffle v, v", i.e., "vector_shuffle v, undef".
4000 /// "vector_shuffle v, v", i.e., "vector_shuffle v, undef".
4049 /// "vector_shuffle v, v", i.e., "vector_shuffle v, undef".
4359 /// support *some* VECTOR_SHUFFLE operations, those with specific masks.
4360 /// By default, if a target supports the VECTOR_SHUFFLE node, all mask values
5176 case ISD::VECTOR_SHUFFLE: return LowerVECTOR_SHUFFLE(Op, DAG);
7562 /// ISD::VECTOR_SHUFFLE.
7565 // length to match the operand vector length, but ISD::VECTOR_SHUFFLE does
7566 // have that requirement. When translating to ISD::VECTOR_SHUFFLE, if the
8421 case ISD::VECTOR_SHUFFLE: return PerformVECTOR_SHUFFLECombine(N, DCI.DAG);