Home | History | Annotate | Download | only in X86

Lines Matching refs:FP_TO_SINT

283   setOperationAction(ISD::FP_TO_SINT     , MVT::i64  , Custom);
286 // Promote i1/i8 FP_TO_SINT to larger FP_TO_SINTS's, as X86 doesn't have
288 setOperationAction(ISD::FP_TO_SINT , MVT::i1 , Promote);
289 setOperationAction(ISD::FP_TO_SINT , MVT::i8 , Promote);
292 setOperationAction(ISD::FP_TO_SINT , MVT::i16 , Promote);
294 setOperationAction(ISD::FP_TO_SINT , MVT::i32 , Custom);
296 setOperationAction(ISD::FP_TO_SINT , MVT::i16 , Custom);
297 setOperationAction(ISD::FP_TO_SINT , MVT::i32 , Custom);
759 setOperationAction(ISD::FP_TO_SINT, (MVT::SimpleValueType)VT, Expand);
935 setOperationAction(ISD::FP_TO_SINT, MVT::v4i32, Legal);
1040 setOperationAction(ISD::FP_TO_SINT, MVT::v8i32, Legal);
7830 default: llvm_unreachable("Invalid FP_TO_SINT to lower!");
7842 assert(DstTy == MVT::i64 && "Invalid FP_TO_SINT to lower!");
10375 Op = DAG.getNode(ISD::FP_TO_SINT, dl, VT, Op);
10849 case ISD::FP_TO_SINT
10956 case ISD::FP_TO_SINT:
10958 bool IsSigned = N->getOpcode() == ISD::FP_TO_SINT;