Home | History | Annotate | Download | only in XCore

Lines Matching defs:VA

935     CCValAssign &VA = ArgLocs[i];
939 switch (VA.getLocInfo()) {
943 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg);
946 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg);
949 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg);
955 if (VA.isRegLoc()) {
956 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
958 assert(VA.isMemLoc());
960 int Offset = VA.getLocMemOffset();
1109 CCValAssign &VA = ArgLocs[i];
1111 if (VA.isRegLoc()) {
1113 EVT RegVT = VA.getLocVT();
1126 RegInfo.addLiveIn(VA.getLocReg(), VReg);
1131 assert(VA.isMemLoc());
1133 unsigned ObjSize = VA.getLocVT().getSizeInBits()/8;
1136 << EVT(VA.getLocVT()).getEVTString()
1141 LRSaveSize + VA.getLocMemOffset(),
1147 InVals.push_back(DAG.getLoad(VA.getLocVT(), dl, Chain, FIN,
1242 CCValAssign &VA = RVLocs[i];
1243 assert(VA.isRegLoc() && "Can only return in registers!");
1245 Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(),