Home | History | Annotate | Download | only in VMCore

Lines Matching refs:zext

292   case Instruction::ZExt: {
509 // zext(undef) = 0, because the top bits will be zero.
512 if (opc == Instruction::ZExt || opc == Instruction::SExt ||
654 case Instruction::ZExt:
658 CI->getValue().zext(BitWidth));
965 // (zext i32 to i64) & 4294967295 -> (zext i32 to i64)
966 if (CE1->getOpcode() == Instruction::ZExt) {
1020 // ashr (zext C to Ty), C2 -> lshr (zext C, CSA), C2
1022 if (CE1->getOpcode() == Instruction::ZExt) // Top bits known zero.
1435 case Instruction::ZExt:
1441 if (CE1->getOpcode() == Instruction::ZExt) isSigned = false;
1856 (CE1->getOpcode() == Instruction::ZExt && !ICmpInst::isSigned(pred))){