Home | History | Annotate | Download | only in ARM

Lines Matching full:i16

6 ; CHECK: vadd.i16 d
8 define void @t1(<2 x i32>* %r, <4 x i16>* %a, <4 x i16>* %b) nounwind {
10 %0 = load <4 x i16>* %a, align 8 ; <<4 x i16>> [#uses=1]
11 %1 = load <4 x i16>* %b, align 8 ; <<4 x i16>> [#uses=1]
12 %2 = add <4 x i16> %0, %1 ; <<4 x i16>> [#uses=1]
13 %3 = bitcast <4 x i16> %2 to <2 x i32> ; <<2 x i32>> [#uses=1]
21 ; CHECK: vsub.i16 d
23 define <2 x i32> @t2(<4 x i16>* %a, <4 x i16>* %b) nounwind readonly {
25 %0 = load <4 x i16>* %a, align 8 ; <<4 x i16>> [#uses=1]
26 %1 = load <4 x i16>* %b, align 8 ; <<4 x i16>> [#uses=1]
27 %2 = sub <4 x i16> %0, %1 ; <<4 x i16>> [#uses=1]
28 %3 = bitcast <4 x i16> %2 to <2 x i32> ; <<2 x i32>> [#uses=1]