Home | History | Annotate | Download | only in CellSPU

Lines Matching full:i16

24 target datalayout = "E-p:32:32:128-i1:8:128-i8:8:128-i16:16:128-i32:32:128-i64:32:128-f32:32:128-f64:64:128-v64:64:64-v128:128:128-a0:0:128-s0:128:128"
34 define <8 x i16> @trunc_i128_i16(i128 %u, <8 x i16> %v) {
36 %0 = trunc i128 %u to i16
37 %tmp1 = insertelement <8 x i16> %v, i16 %0, i32 8
38 ret <8 x i16> %tmp1
62 define <8 x i16> @trunc_i64_i16(i64 %u, <8 x i16> %v) {
64 %0 = trunc i64 %u to i16
65 %tmp1 = insertelement <8 x i16> %v, i16 %0, i32 6
66 ret <8 x i16> %tmp1
82 define <8 x i16> @trunc_i32_i16(i32 %u, <8 x i16> %v) {
84 %0 = trunc i32 %u to i16
85 %tmp1 = insertelement <8 x i16> %v, i16 %0, i32 3
86 ret <8 x i16> %tmp1
89 define <16 x i8> @trunc_i16_i8(i16 %u, <16 x i8> %v) {
91 %0 = trunc i16 %u to i8