Home | History | Annotate | Download | only in westmere

Lines Matching refs:L1D

58 	0x01 l1d_l2 Cycles L1D and L2 locked
59 0x02 l1d Cycles L1D locked
109 name:l1d type:bitmask default:0x01
111 0x02 m_repl L1D cache lines allocated in the M state
112 0x04 m_evict L1D cache lines replaced in M state
113 0x08 m_snoop_evict L1D snoop eviction of cache lines in M state
115 0x01 requests L1D hardware prefetch requests
116 0x02 miss L1D hardware prefetch misses
117 0x04 triggers L1D hardware prefetch requests triggered
171 0x10 l1d_wb L1D writeback to L2 transactions
209 0x40 hit_lfb Retired loads that miss L1D and hit an previously allocated LFB (Precise Event)
284 0x08 l1d_block Cacheable loads delayed with L1D block code