/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/sys/ |
reg.h | 35 # define R10 7
|
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.6/sysroot/usr/include/sys/ |
reg.h | 35 # define R10 7
|
/prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.7-4.6/sysroot/usr/include/sys/ |
reg.h | 35 # define R10 7
|
/external/kernel-headers/original/asm-x86/ |
ptrace-abi.h | 36 #define R10 56
|
/external/llvm/lib/Target/Hexagon/ |
HexagonRegisterInfo.h | 27 // are still a few places that R11 and R10 are hard wired. 36 #define HEXAGON_RESERVED_REG_1 Hexagon::R10
|
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/asm/ |
ptrace-abi.h | 36 #define R10 56
|
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.6/sysroot/usr/include/asm/ |
ptrace-abi.h | 36 #define R10 56
|
/prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.7-4.6/sysroot/usr/include/asm/ |
ptrace-abi.h | 36 #define R10 56
|
/prebuilts/ndk/android-ndk-r4/platforms/android-5/arch-x86/usr/include/asm/ |
ptrace-abi.h | 47 #define R10 56
|
/prebuilts/ndk/android-ndk-r4/platforms/android-8/arch-x86/usr/include/asm/ |
ptrace-abi.h | 47 #define R10 56
|
/prebuilts/ndk/android-ndk-r6/platforms/android-9/arch-x86/usr/include/asm/ |
ptrace-abi.h | 47 #define R10 56
|
/prebuilts/ndk/android-ndk-r7/platforms/android-14/arch-x86/usr/include/asm/ |
ptrace-abi.h | 47 #define R10 56
|
/prebuilts/ndk/android-ndk-r7/platforms/android-9/arch-x86/usr/include/asm/ |
ptrace-abi.h | 47 #define R10 56
|
/external/llvm/lib/Target/XCore/ |
XCoreFrameLowering.cpp | 170 // Save R10 to the stack. 172 storeToStack(MBB, MBBI, XCore::R10, FPSpillOffset + FrameSize*4, dl, TII); 173 // R10 is live-in. It is killed at the spill. 174 MBB.addLiveIn(XCore::R10); 179 MachineLocation CSSrc(XCore::R10); 183 unsigned FramePtr = XCore::R10; 224 unsigned FramePtr = XCore::R10; 247 // Restore R10 250 loadFromStack(MBB, MBBI, XCore::R10, FPSpillOffset, dl, TII);
|
XCoreRegisterInfo.cpp | 66 XCore::R8, XCore::R9, XCore::R10, XCore::LR, 81 Reserved.set(XCore::R10); 312 return TFI->hasFP(MF) ? XCore::R10 : XCore::SP;
|
/external/llvm/lib/Target/ARM/ |
ARMBaseRegisterInfo.h | 45 case R8: case R9: case R10: case R11: 56 case R8: case R9: case R10: case R11:
|
ARMBaseRegisterInfo.cpp | 303 ARM::R0, ARM::R2, ARM::R4, ARM::R6, ARM::R8, ARM::R10, 310 ARM::R8, ARM::R10 315 ARM::R0, ARM::R2, ARM::R4, ARM::R8, ARM::R10, 322 ARM::R8, ARM::R10 328 ARM::R1, ARM::R3, ARM::R10,ARM::R12,ARM::LR, ARM::R5, ARM::R7, 333 ARM::R0, ARM::R2, ARM::R10,ARM::R12,ARM::LR, ARM::R4, ARM::R7, 339 ARM::R0, ARM::R2, ARM::R4, ARM::R6, ARM::R10, 346 ARM::R10 351 ARM::R0, ARM::R2, ARM::R4, ARM::R10, 358 ARM::R10 [all...] |
/frameworks/av/media/libstagefright/codecs/aacdec/ |
esc_iquant_scaling.cpp | 460 Int32 R12, R11, R10, R9; 470 MOV R10, #0x0 474 STMCSIA temp!, {R12, R11, R10, R9} 475 STMCSIA temp!, {R12, R11, R10, R9} 480 STMCSIA temp!, {R12, R11, R10, R9}
|
/external/llvm/lib/Target/PowerPC/MCTargetDesc/ |
PPCBaseInfo.h | 41 case R10: case X10: case F10: case V10: case CR2EQ: return 10;
|
/external/llvm/lib/Target/MBlaze/MCTargetDesc/ |
MBlazeBaseInfo.h | 115 case MBlaze::R10 : return 10; 179 case 10 : return MBlaze::R10;
|
/external/llvm/lib/Target/X86/ |
X86RegisterInfo.cpp | 99 case X86::R10: case X86::R10D: case X86::R10W: case X86::R10B: 308 X86::R8, X86::R9, X86::R10, X86::R11, 575 case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10: 612 case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10: 648 case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10: 700 case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10: 701 return X86::R10;
|
/external/valgrind/main/coregrind/m_sigframe/ |
sigframe-arm-linux.c | 148 SC2(r10,R10); 322 REST(r10,R10);
|
/external/llvm/lib/Target/X86/Disassembler/ |
X86DisassemblerDecoder.h | 170 ENTRY(R10) \ 188 ENTRY(R10) \
|
/system/core/libpixelflinger/codeflinger/ |
ARMAssemblerInterface.h | 50 R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, 58 LIST(R7), LIST(R8), LIST(R9), LIST(R10), LIST(R11), LIST(R12),
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
ARMBaseInfo.h | 165 case R10: case S10: case D10: case Q10: return 10;
|