/external/clang/test/CXX/dcl.decl/dcl.init/dcl.init.ref/ |
p3.cpp | 2 int& r1; // expected-error{{declaration of reference variable 'r1' requires an initializer}} variable
|
/external/compiler-rt/lib/ppc/ |
restFP.S | 23 lfd f14,-144(r1) 24 lfd f15,-136(r1) 25 lfd f16,-128(r1) 26 lfd f17,-120(r1) 27 lfd f18,-112(r1) 28 lfd f19,-104(r1) 29 lfd f20,-96(r1) 30 lfd f21,-88(r1) 31 lfd f22,-80(r1) 32 lfd f23,-72(r1) [all...] |
saveFP.S | 21 stfd f14,-144(r1) 22 stfd f15,-136(r1) 23 stfd f16,-128(r1) 24 stfd f17,-120(r1) 25 stfd f18,-112(r1) 26 stfd f19,-104(r1) 27 stfd f20,-96(r1) 28 stfd f21,-88(r1) 29 stfd f22,-80(r1) 30 stfd f23,-72(r1) [all...] |
/frameworks/compile/libbcc/runtime/lib/ppc/ |
restFP.S | 23 lfd f14,-144(r1) 24 lfd f15,-136(r1) 25 lfd f16,-128(r1) 26 lfd f17,-120(r1) 27 lfd f18,-112(r1) 28 lfd f19,-104(r1) 29 lfd f20,-96(r1) 30 lfd f21,-88(r1) 31 lfd f22,-80(r1) 32 lfd f23,-72(r1) [all...] |
saveFP.S | 21 stfd f14,-144(r1) 22 stfd f15,-136(r1) 23 stfd f16,-128(r1) 24 stfd f17,-120(r1) 25 stfd f18,-112(r1) 26 stfd f19,-104(r1) 27 stfd f20,-96(r1) 28 stfd f21,-88(r1) 29 stfd f22,-80(r1) 30 stfd f23,-72(r1) [all...] |
/frameworks/compile/libbcc/runtime/lib/arm/ |
negdf2vfp.S | 19 eor r1, r1, #-2147483648 // flip sign bit on double in r0/r1 pair
|
bswapdi2.S | 18 rev r2, r1 // reverse bytes in high 32-bits into temp2 21 mov r1, r3 // set high 32-bits of result to temp3
|
/external/compiler-rt/lib/arm/ |
bswapsi2.S | 21 eor r1, r0, r0, ror #16 22 bic r1, r1, #0xff0000 23 mov r1, r1, lsr #8 24 eor r0, r1, r0, ror #8
|
negdf2vfp.S | 21 eor r1, r1, #-2147483648 // flip sign bit on double in r0/r1 pair
|
divmodsi4.S | 30 eor r4, r0, r1 35 eor lr, r1, r1, asr #31 37 sub r1, lr, r1, asr #31 41 ldr r1, [r6] 43 eor r1, r1, r5, asr #31 45 sub r1, r1, r5, asr #3 [all...] |
/external/clang/test/Preprocessor/ |
macro_paste_spacing2.c | 4 #define epilogue(r1) movl r1 ## E; 5 epilogue(R1)
|
/external/valgrind/main/none/tests/s390x/ |
opcodes.h | 19 #define RIL_RI(op1,r1,op2,i2) \ 20 ".short 0x" #op1 #r1 #op2 "\n\t" \ 22 #define RIE_RRI0(op1,r1,r3,i2,u0,op2) \ 23 ".short 0x" #op1 #r1 #r3 "\n\t" \ 25 #define RRF_R0RR2(op,r3,u0,r1,r2) ".long 0x" #op #r3 #u0 #r1 #r2 "\n\t" 29 #define RXY_RRRD(op1,r1,x2,b2,dl2,dh2,op2) \ 30 ".short 0x" #op1 #r1 #x2 "\n\t" \ 32 #define RIL_RU(op1,r1,op2,i2) \ 33 ".short 0x" #op1 #r1 #op2 "\n\t" [all...] |
/dalvik/vm/compiler/template/armv5te/ |
TEMPLATE_SHL_LONG.S | 9 mov r1, r1, asl r2 @ r1<- r1 << r2 11 orr r1, r1, r0, lsr r3 @ r1<- r1 | (r0 << (32-r2)) 13 movpl r1, r0, asl ip @ if r2 >= 32, r1<- r0 << (r2-32 [all...] |
TEMPLATE_SHR_LONG.S | 11 orr r0, r0, r1, asl r3 @ r0<- r0 | (r1 << (32-r2)) 13 movpl r0, r1, asr ip @ if r2 >= 32, r0<-r1 >> (r2-32) 14 mov r1, r1, asr r2 @ r1<- r1 >> r2
|
TEMPLATE_USHR_LONG.S | 11 orr r0, r0, r1, asl r3 @ r0<- r0 | (r1 << (32-r2)) 13 movpl r0, r1, lsr ip @ if r2 >= 32, r0<-r1 >>> (r2-32) 14 mov r1, r1, lsr r2 @ r1<- r1 >>> r2
|
/external/valgrind/main/none/tests/arm/ |
v6intThumb.c | 235 TESTINST2("mov r0, r1", 1, r0, r1, 0); 236 TESTINST2("cpy r0, r1", 1, r0, r1, 0); 237 TESTINST2("mov r0, #0", 0, r0, r1, 0); 238 TESTINST2("mov r0, #1", 0, r0, r1, 0); 240 TESTINST2("movs r0, r1", 1, r0, r1, cv); 241 TESTINST2("movs r0, r1", 0, r0, r1, cv) [all...] |
v6media.c | 152 TESTINST3("mul r0, r1, r2", 0, 0, r0, r1, r2, 0); 153 TESTINST3("mul r0, r1, r2", 0xffffffff, 0, r0, r1, r2, 0); 154 TESTINST3("mul r0, r1, r2", 0, 0xffffffff, r0, r1, r2, 0); 155 TESTINST3("mul r0, r1, r2", 0xffffffff, 0xffffffff, r0, r1, r2, 0); 156 TESTINST3("mul r0, r1, r2", 0x7fffffff, 0x7fffffff, r0, r1, r2, 0) [all...] |
v6intThumb.stdout.exp | 89 negs r0, r1 :: rd 0xffffffff rm 0x00000001, c:v-in 0, cpsr 0x80000000 N 90 negs r0, r1 :: rd 0xffffffff rm 0x00000001, c:v-in 0, cpsr 0x80000000 N 91 negs r0, r1 :: rd 0x00000000 rm 0x00000000, c:v-in 0, cpsr 0x60000000 ZC 92 negs r0, r1 :: rd 0x80000000 rm 0x80000000, c:v-in 0, cpsr 0x90000000 N V 93 negs r0, r1 :: rd 0x7fffffff rm 0x80000001, c:v-in 0, cpsr 0x00000000 94 negs r0, r1 :: rd 0x00000001 rm 0xffffffff, c:v-in 0, cpsr 0x00000000 95 negs r0, r1 :: rd 0x80000001 rm 0x7fffffff, c:v-in 0, cpsr 0x80000000 N 96 negs r0, r1 :: rd 0xffffffff rm 0x00000001, c:v-in 1, cpsr 0x80000000 N 97 negs r0, r1 :: rd 0x00000000 rm 0x00000000, c:v-in 1, cpsr 0x60000000 ZC 98 negs r0, r1 :: rd 0x80000000 rm 0x80000000, c:v-in 1, cpsr 0x90000000 N [all...] |
v6intARM.c | 144 TESTINST2("mov r0, r1", 1, r0, r1, 0); 145 TESTINST2("cpy r0, r1", 1, r0, r1, 0); 146 TESTINST2("mov r0, #0", 0, r0, r1, 0); 147 TESTINST2("mov r0, #1", 0, r0, r1, 0); 149 TESTINST2("movs r0, r1", 1, r0, r1, c); 150 TESTINST2("movs r0, r1", 0, r0, r1, c) [all...] |
/bionic/libc/arch-arm/bionic/ |
memset.S | 38 mov r2, r1 39 mov r1, #0 53 /* splat r1 */ 54 mov r1, r1, lsl #24 55 orr r1, r1, r1, lsr #8 56 orr r1, r1, r1, lsr #1 [all...] |
/external/clang/test/Parser/ |
cxx0x-rvalue-reference.cpp | 3 int && r1(int &&a);
|
/external/skia/src/core/asm/ |
s32a_d565_opaque.S | 26 // r1: src prt 32 mov r7, r1 34 4: ldr r1, [r7], #4 // r1=*src; src++ 35 cmp r1, #0 36 mov lr, r1, lsr #24 40 mov r2, r1, lsl #8 42 moveq r2, r1, lsr #5 50 mov r3, r1, lsl #16 55 and r6, r1, #255 // 0xf [all...] |
/dalvik/vm/mterp/armv5te/ |
OP_CONST_4.S | 3 mov r1, rINST, lsl #16 @ r1<- Bxxx0000 6 mov r1, r1, asr #28 @ r1<- sssssssB (sign-extended) 9 SET_VREG(r1, r0) @ fp[A]<- r1
|
OP_CONST_WIDE_HIGH16.S | 3 FETCH(r1, 1) @ r1<- 0000BBBB (zero-extended) 6 mov r1, r1, lsl #16 @ r1<- BBBB0000 10 stmia r3, {r0-r1} @ vAA<- r0/r1
|
/dalvik/vm/mterp/armv6t2/ |
OP_CONST_4.S | 3 mov r1, rINST, lsl #16 @ r1<- Bxxx0000 6 mov r1, r1, asr #28 @ r1<- sssssssB (sign-extended) 8 SET_VREG(r1, r0) @ fp[A]<- r1
|