/external/clang/test/ASTMerge/Inputs/ |
struct2.c | 7 struct S0 x0; variable in typeref:struct:S0
|
/external/e2fsprogs/lib/ext2fs/ |
tst_bitops.c | 31 0x80, 0xF0, 0x40, 0x40, 0x0, 0x0, 0x0, 0x0, 0x10, 0x20, 0x00, 0x00
|
/external/qemu/android/utils/ |
mapfile.h | 32 #define PROT_NONE 0x0
|
/external/skia/include/utils/ |
SkCullPoints.h | 41 bool sect_test(int x0, int y0, int x1, int y1) const;
|
/hardware/ti/omap3/dspbridge/inc/ |
rms_sh.h | 76 #define RMS_USER 0x0 /* Start of user-defined msg codes */
|
/hardware/ti/omap3/dspbridge/libbridge/inc/ |
rms_sh.h | 76 #define RMS_USER 0x0 /* Start of user-defined msg codes */
|
/hardware/ti/omap4xxx/domx/mm_osal/inc/ |
timm_osal_types.h | 102 #define TIMM_OSAL_NO_SUSPEND 0x0
|
/ndk/sources/host-tools/ndk-stack/elff/ |
mapfile.h | 32 #define PROT_NONE 0x0
|
/packages/inputmethods/OpenWnn/libs/libwnnDictionary/include/ |
njd.h | 25 #define NJ_DIC_FMT_KANAKAN 0x0
|
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/bits/ |
mman.h | 36 #define PROT_NONE 0x0 /* Page can not be accessed. */
|
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/linux/dvb/ |
osd.h | 33 OSD_Open, // (x0,y0,x1,y1,BitPerPixel[2/4/8](color&0x0F),mix[0..15](color&0xF0)) 48 OSD_SetColor, // (color,R{x0},G{y0},B{x1},opacity{y1}) 56 OSD_SetPalette, // (firstcolor{color},lastcolor{x0},data) 64 OSD_SetPixel, // (x0,y0,color) 67 OSD_GetPixel, // (x0,y0) 69 OSD_SetRow, // (x0,y0,x1,data) 70 // fills pixels x0,y through x1,y with the content of data[] 72 OSD_SetBlock, // (x0,y0,x1,y1,increment{color},data) 73 // fills pixels x0,y0 through x1,y1 with the content of data[] 77 OSD_FillRow, // (x0,y0,x1,color 101 int x0; member in struct:osd_cmd_s [all...] |
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.6/sysroot/usr/include/bits/ |
mman.h | 36 #define PROT_NONE 0x0 /* Page can not be accessed. */
|
/prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.6/sysroot/usr/include/linux/dvb/ |
osd.h | 33 OSD_Open, // (x0,y0,x1,y1,BitPerPixel[2/4/8](color&0x0F),mix[0..15](color&0xF0)) 48 OSD_SetColor, // (color,R{x0},G{y0},B{x1},opacity{y1}) 56 OSD_SetPalette, // (firstcolor{color},lastcolor{x0},data) 64 OSD_SetPixel, // (x0,y0,color) 67 OSD_GetPixel, // (x0,y0) 69 OSD_SetRow, // (x0,y0,x1,data) 70 // fills pixels x0,y through x1,y with the content of data[] 72 OSD_SetBlock, // (x0,y0,x1,y1,increment{color},data) 73 // fills pixels x0,y0 through x1,y1 with the content of data[] 77 OSD_FillRow, // (x0,y0,x1,color 101 int x0; member in struct:osd_cmd_s [all...] |
/prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.7-4.6/sysroot/usr/include/bits/ |
mman.h | 36 #define PROT_NONE 0x0 /* Page can not be accessed. */
|
/prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.7-4.6/sysroot/usr/include/linux/dvb/ |
osd.h | 33 OSD_Open, // (x0,y0,x1,y1,BitPerPixel[2/4/8](color&0x0F),mix[0..15](color&0xF0)) 48 OSD_SetColor, // (color,R{x0},G{y0},B{x1},opacity{y1}) 56 OSD_SetPalette, // (firstcolor{color},lastcolor{x0},data) 64 OSD_SetPixel, // (x0,y0,color) 67 OSD_GetPixel, // (x0,y0) 69 OSD_SetRow, // (x0,y0,x1,data) 70 // fills pixels x0,y through x1,y with the content of data[] 72 OSD_SetBlock, // (x0,y0,x1,y1,increment{color},data) 73 // fills pixels x0,y0 through x1,y1 with the content of data[] 77 OSD_FillRow, // (x0,y0,x1,color 101 int x0; member in struct:osd_cmd_s [all...] |
/prebuilts/ndk/android-ndk-r4/platforms/android-3/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r4/platforms/android-4/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r4/platforms/android-5/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r4/platforms/android-8/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r5/platforms/android-3/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r6/platforms/android-3/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r7/platforms/android-14/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r7/platforms/android-3/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r7/platforms/android-4/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|
/prebuilts/ndk/android-ndk-r7/platforms/android-5/arch-arm/usr/include/asm/arch/ |
hardware.h | 32 #define ARM_CKCTL (CLKGEN_REG_BASE + 0x0) 50 #define DSP_CKCTL (DSP_CONFIG_REG_BASE + 0x0) 80 #define OMAP_WDT_TIMER (OMAP_MPU_WATCHDOG_BASE + 0x0) 128 #define MPUI_CTRL (MPUI_BASE + 0x0)
|